www.irf.com 1
AN-1166
Application Note AN-1166
Power Factor Correction using
IR1155 CCM PFC IC
By Helen Ding, Ramanan Natarajan
Table of Contents
IR1155 Detailed Description
PFC Converter Design Procedure using IR1155
� For additional data, please visit our website at:
http://www.irf.com
Keywords: PFC, Power Factor Correction, THD.
www.irf.com 2
AN-1166
1. Introduction
The IR1155 IC is a fixed frequency PFC IC designed to operate in continuous
conduction mode Boost converters with average current mode control. The IC is
packed with an impressive array of advanced features such as programmable
switching frequency, programmable soft-start, micro-power startup current, user
initiated micro-power Sleep mode for compliance with stand-by energy
standards, ultra low bias currents for sensing pins. The switching frequency can
be programmed from 48KHz to 200Khz. It has very low gate jitter thus eliminating
audible noise in PFC magnetics. In addition, dedicated overvoltage protection,
cycle-by-cycle peak current limit, open loop protection (OLP) and VCC under
voltage lock-out (UVLO). All these features are offered in a compact 8-pin
package making IR1155 the most feature-intensive IC for PFC applications. This
application note provides an overview of the functionality of IR1155 and
demonstrates the design of a universal input 300W AC-DC Boost PFC
Converter.
2. IR1155 – Detailed Description
2.1 Overview of IR1155
Fig.1: Typical application diagram of IR1155 based PFC converter
Fig.1 shows the system application diagram of the IR1155 based PFC converter.
Only 3 pin functionalities - VFB, COMP & ISNS – are actually needed to obtain
the necessary diagnostic signals to achieve power factor correction and maintain
output voltage regulation. The functions of the abovementioned 3 pins are as
follows:
• VFB – provides DC bus voltage sensing for voltage regulation
AC LINE
VOUT
AC NEUTRAL
VCC
RTN
- +
COM1
OVP4
VFB 6
VCC 7
GATE 8
ISNS3
FREQ2
COMP 5
IR1155S
www.irf.com 3
AN-1166
• COMP – used for compensating the voltage feedback loop to set the correct
transient response characteristics
• ISNS – provides sensing of the inductor current, which is used to determine
the PFC switch duty cycle
Essentially, there are 2 control loops in the PFC algorithm:
• a slow, outer voltage loop whose function is to simply maintain output voltage
regulation
• a fast inner current loop whose function is to determine the instantaneous
duty cycle every switching cycle
The current shaping function i.e. power factor correction is achieved primarily by
the current loop. The voltage loop is responsible only for controlling the
magnitude of the input current in order to maintain DC bus voltage regulation.
2.2 Key Features of IR1155
� Programmable Oscillator
The switching frequency of IR1155 is programmed by a capacitor (Cf) that
connected to the FREQ pin. The switching frequency can be set from 48KHz to
200KHz with capacitor value from 430pF to 2nF. A 200uA constant current
source IOSC(CHG) is used to charge the capacitor voltage from VOSC VAL (2V typ.) to
VOSC PK (4V typ.). Once the voltage on Cf capacitor reaches 4V, the charging
current is disconnected and a 6.6mA discharging current source IOSC(DCHG) is
turned on to discharge Cf capacitor. When Cf voltage is discharged to 2V, the
discharging current is discontinued and the charging current source will be turned
on again. A sawtooth waveform is presented on FREQ pin as shown in Fig. 2.
Fig.2. FREQ and GATE pin waveforms
(Gate pin demonstrates an example of maximum duty-cycle)
The rising slop of the sawtooth defines the maximum duty-cycle of GATE output,
which is demonstrated in Fig.2. In system the actual duty in each switching cycle
www.irf.com 4
AN-1166
is determined by the One Cycle Control modulator, and could vary from minimum
0% to maximum 96%~99%.
The relationship between Cf capacitor and the switching frequency can be found
in Fig 3. Higher Cf value results in lower switching frequency.
Fig.3: IR1155 Programmable Switching Frequency
Using capacitor to program frequency improves oscillator noise immunity. It also
provides possibility to synchronize IR1155 with external clock. The clock should
be a narrow pulse with 1%~5% duty-cycle. The duty-cycle of Sync pulse defines
the dead-time of GATE output. 1% Sync duty-cycle results in 99% maximum
PFC GATE output. Thus smaller Sync duty-cycle is preferred to achieve lower
Total Harmonic Distortion (THD). However keep in mind that the minimum Clock
pulse should longer than 100ns to guarantee a reliable operation. The amplitude
of Sync signal should higher than VOSC PK.
Fig.4. Sync IR1155 with Ext. signal
(Gate pin demonstrates an example of maximum duty-cycle)
40.00
60.00
80.00
100.00
120.00
140.00
160.00
180.00
200.00
400 650 900 1150 1400 1650 1900
Fr
e
q
u
e
n
c
y
(
K
H
z)
CT (pF)
Frequency vs. CT
www.irf.com 5
AN-1166
� Programmable soft-start
IR1155 facilitates programmability of system soft-start time thus allowing the
designer enough freedom to choose the converter start-up times appropriate for
the application. The soft start time is the time required for the VCOMP voltage to
charge through its entire dynamic range i.e. 0V through VCOMP,EFF. As a result,
the soft-start time is dependent upon the component values selected for
compensation of the voltage loop on the COMP pin – primarily the CZ capacitor
(described in detail in Soft-Start Design section of PFC Converter Design portion
of this document). As VCOMP voltage rises gradually, the IC allows a higher and
higher RMS current into the PFC converter. This controlled increase of the input
current contributes to reducing system component stress during start-up. It is
clarified that, during soft-start, the IC is capable of full duty cycle modulation
(from 0% to MAX DUTY), based on the instantaneous ISNS signal from system
current sensing. Furthermore, the internal logic of the IC is designed to ensure
that the soft-start capacitor is discharged when the IC enters the Sleep or Stand-
by modes in order to facilitate soft-start upon restart.
� User initiated micro-power sleep mode
The IR1155 has an ENABLE function embedded in the OVP/EN pin. When this
pin voltage is actively pulled below VSLEEP threshold, the IC is pushed into the
Sleep mode where the current consumption is less than 200uA even when VCC is
above VCC,ON threshold. The system designer can use an external logic level
signal to access the ENABLE feature since VSLEEP threshold is so low. The
IR1155 internal logic ensures that VCOMP is discharged before the IC enters Sleep
mode in order to enable soft-start upon resumption of operation.
� Protection features
The IR1155 features a comprehensive array of protection features to safeguard
the system. These are explained below.
1. Dedicated Overvoltage protection (OVP)
The OVP pin is a dedicated pin for overvoltage protection that safeguards the
system even if there is a break in the VFB feedback loop due to resistor divider
failure etc. An overvoltage fault is triggered when OVP pin voltage exceeds the
VOVP threshold of 106.5%VREF. The IC gate drive is immediately disabled and
held in that state. The overvoltage fault is removed and gate drive re-enabled
only when both pin voltages are below the VOVP,RST threshold of 102.2% VREF.
The overvoltage protection level can be programmed through external resistor
divider.
2. Open-Loop protection (OLP)
The open-loop protection ensures that the IC is restrained in the Stand-by mode
www.irf.com 6
AN-1166
if the VFB pin voltage has not exceeded or has dropped below VOLP threshold of
19%VREF. In the Stand-by mode, all internal circuitry of the IC are biased, the
gate drive is disabled and current consumption is a few milliamps. During start-
up, if for some reason the voltage feedback loop is open then IC will remain in
Stand-by and not start thus avoiding a potentially catastrophic failure.
3. Cycle-by-cycle peak current limit protection (IPK LIMIT)
The cycle-by-cycle peak current limit is encountered when VISNS pin voltage
exceeds VISNS(PK) threshold of -0.77V (in magnitude). When this condition is
encountered, the IC gate drive is immediately disabled and held in that state until
the ISNS pin voltage falls below VISNS(PK). Even though the IR1155 operates
based on average current mode control, the input to the peak current limit
comparator is decoupled from the averaging circuit thus enabling instantaneous
cycle-by-cycle protection for peak current limitation.
4. VCC UVLO
In the event that the voltage at the VCC pin should drop below that of the VCC
UVLO turn-off threshold, VCC(UVLO) the IC is pushed into the UVLO mode, the gate
drive is terminated, and the turn on threshold, VCC, ON must again be exceeded in
order to re start the process. In the UVLO mode, the current consumption is less
than 175uA.
3. PFC Converter Design Procedure
3.1 PFC Converter Specifications
AC Input Voltage Range 85-264VAC
Input Line Frequency 47-63Hz
Nominal DC Output Voltage 388V
Maximum Output Power 300W
Power Factor 0.99 @ 115VAC/300W
0.99 @ 230VAC/300W
Minimum Output Holdup Time 20ms @ VOUT,MIN=300V
Maximum Soft Start Time 40msec
Switching Frequency 100kHz
Over Voltage Protection 420V
Table 1: Design Specifications for PFC Converter
www.irf.com 7
AN-1166
3.2 Power Circuit Design
Fig.5: IR1155 based PFC Boost Converter
� Peak Input Current
It is necessary to determine the maximum input currents (RMS & peak) from the
specifications in Table 1 before proceeding with detailed design of the PFC boost
converter. The maximum input current is typically encountered at highest load &
lowest input line situation (300W, 85VAC). Assuming a nominal efficiency of 92%
at this situation, the maximum input power can be calculated:
WW
P
P
MIN
MAXO
MAXIN 32692.0
300)(
)( === η
From this, the maximum RMS AC line current is then calculated:
A
V
WI
PFV
P
I
MAXRMSIN
MINRMSINMIN
MAXO
MAXRMSIN
84.3
998.0)85(92.0
300
)(
)(
)(
)(
)(
==
=
η
The selection of the semiconductor components (bridge rectifier, boost switch &
boost diode) is based on IIN(RMS)MAX =3.84A.
Assuming a pure sinusoidal input, the maximum peak AC line current can then
be calculated:
AC LINE
VOUT
AC NEUTRAL
VCC
RTN
- +
COM1
OVP4
VFB 6
VCC 7
GATE 8
ISNS3
FREQ2
COMP 5
IR1155S
RSNS
RSF
CSF
CIN
COUT
LBST
CZ
CP
CT Rgm
RVFB1
RVFB2
RVFB3
ROVP1
ROVP2
ROVP3
VOUT
VCC
GND
DBST
MBST
Bridge
CVCC
RGCOM
www.irf.com 8
AN-1166
A
V
WI
V
P
I
MAXPKIN
MINRMSIN
MAXIN
MAXPKIN
4.5
85
)326(414.1
)(2
)(
)(
)(
)(
==
=
� Boost Inductance (LBST)
IR1155 IC is an average current mode controller. An on-chip RC filter is sized to
effectively filter the boost inductor current ripple to generate a clean average
current signal for the IC. The averaging function in the IC can accommodate a
maximum limit of 40% inductor current ripple factor at maximum input current.
The boost inductance has to be sized so that the inductor ripple current factor is
not more than 40% at maximum input current condition (at peak of AC sinusoid).
This is because:
• Higher ripple current factors will interfere with the Average Current Mode
operation of One Cycle Control algorithm in IR1155 leading to duty cycle
instabilities and pulse skipping which results in current distortion and
sometimes even audible noise
• power devices are stressed more with higher ripple currents as the peak
inductor current (IL(PK)MAX) also increases proportionately
In this calculation, an inductor current ripple factor of 20% is selected. The ripple
current at peak of AC sinusoid at maximum input current is:
AAI
II
L
MAXPKINL
1.14.52.0
2.0 )(
=×=∆
×=∆
And, peak inductor current is:
2
1.14.5
2
)(
)()(
AAI
I
II
MAXPKL
L
MAXPKINMAXPKL
+=
∆
+=
AI MAXPKL 95.5)( =
In order to determine the boost inductance, the power switch duty cycle at peak
of AC sinusoid (at lowest input line of 85VAC) is required.
VVV MIN)RMS(INMIN)PK(IN 1202 =×=
Based on the boost converter voltage conversion ratio,
69.0
388
120388
V )(
=
−
=
=
V
VVD
V
V
D
O
MINPKINO
The boost inductance is then given by:
www.irf.com 9
AN-1166
AkHz
V
If
DV
L
LSW
MINPEAKIN
BST 1.1100
69.0120)(
×
×
=
∆×
×
=
HLBST µ754=
A convenient value of 750µH is selected for LBST for this converter.
� High Frequency Input Capacitor (CIN)
The purpose of the high-frequency capacitor is to supply the high-frequency
component of the inductor current (the ripple component) via the shortest
possible loop. This has the advantage of acting like an EMI filter, since it
minimizes the high-frequency current requirement from the AC line. Typically a
high-frequency, film type capacitor with low ESL and high-voltage rating (630V) is
used.
High-frequency input capacitor design is essentially a trade-off between:
• sizing it big enough to minimize the noise injected back into the AC line
• sizing it small enough to avoid line current zero-crossing distortion (flattening)
The high-frequency input capacitor is determined as follows:
FC
VkHz
AC
Vrf
I
kC
IN
IN
MINRMSINSW
MAXRMSIN
IIN L
µ
pi
pi
24.0
8506.01002
84.32.0
2 )(
)(
=
×××
=
×××
= ∆
where:
k∆IL = inductor current ripple factor, of 20% as mentioned earlier
r = maximum high frequency input voltage ripple factor (∆VIN/VIN), assumed 6%
A standard 0.270µF, 630V capacitor is selected for CIN for this converter.
� Output Capacitor (COUT)
Output Capacitor design is based on hold-up time requirement
For 20ms hold-up time and minimum output voltage of 300V the output
capacitance is first calculated:
2
)(
2)(
2
MINOO
O
MINOUT VV
tPC
−
∆⋅⋅
=
22)( )300()388(
203002
VV
msWC MINOUT
−
⋅⋅
=
FC MINOUT µ198)( =
Minimum capacitor value must be de-rated for capacitor tolerance (20%) to
guarantee minimum hold-up time.
FF
C
C
C
TOL
MINOUT
OUT µ
µ 248
2.01
198
1
)(
=
−
=
∆−
=
www.irf.com 10
AN-1166
A standard 270µF, 450V capacitor is selected for COUT for this converter.
3.3 IR1155 Control Circuit Design
3.3.1 Current Sense Resistor Design (ISNS pin)
In IR1155, there are two levels of current limitation:
- a “soft” current limit, which limits the duty-cycle and causes the DC bus
voltage to fold-back i.e. droop
- a cycle-by-cycle “peak” current limit feature which immediately terminates
gate drive pulse once the ISNS pin voltage exceeds VISNS,PEAK
� “Soft” Current Limit
In IR1155 the COMP pin voltage is directly proportional to the RMS input current
into the PFC converter i.e. VCOMP is higher at higher RMS current. Clearly its
magnitude is highest at maximum load PMAX & minimum AC input voltage, VIN,MIN.
The dynamic range of VCOMP in the IC is defined by VCOMP,EFF parameter in the
IR1155 datasheet. Once VCOMP signal saturated (reaches VCOMP,EFF), any system
requirement causing an additional increase in current will cause the IC to
respond by limiting the duty cycle and thereby causing the output voltage to
droop. This is called “soft” current limit protection. The selection of RSNS must
ensure that “soft” current limit is not encountered at any of the allowable line and
load conditions.
� RSNS Design
The design of RSNS is performed at the system condition when the inductor
current is highest at lowest input line (VIN,MIN) and highest load (PMAX). Further,
the inductor current is highest at the peak of the AC sinusoid. The duty cycle
required at peak of AC sinusoid at VIN,MIN=85VAC in order to regulate VOUT=388V
is:
OUT
MINRMSINOUT
PEAK
V
VV
D )(
2−
=
69.0
385
85.2388
=
−
=
V
VVDPEAK
RSNS design should guarantee that
i. PFC algorithm can deliver this duty cycle at peak of AC sinusoid at VIN,MIN &
PMAX condition
ii. soft current limit is encountered whenever there is a further increase in
demand for current while operating at VIN,MIN & PMAX condition
To do this, the VISNS is calculated below.
www.irf.com 11
AN-1166
DC
MINEFFCOMP
MAXISNS g
DV
V
)1()()(
)(
−⋅
=
( ) VVV MAXISNS 46.01.3
69.016.4
)( =
−⋅
=
Note: if the calculated VISNS(MAX) is higher than the cycle-by-cycle peak
overcurrent limit threshold of the IC, the VISNS(PK) value should be used to
determine RSNS. In this example, VISNS(MAX) is lower than the minimum VISNS(PK)
value that specified in data sheet (0.69V), thus 0.47V is used for RSNS
calculation.
Next the peak inductor current at maximum peak AC line current, derated with an
overload factor (KOVL=5%), is calculated.
)1.(max)()( OVLPKLOVLPKIN KII +=
AI OVLPKIN 25.605.195.5)( =×=
From this maximum current level and the required voltage on the current sense
pin, we now calculate the maximum resistor value that can be used for the PFC
converter.
Ω=
==
074.0
25.6
46.0
,
)(
(max)
,
MAXSNS
OVLPKIN
SNS
MAXSNS
R
A
V
I
V
R
It is noted that even though IR1155 operates in average current mode it is still
safer to use the peak inductor current for current sense resistor design to
guarantee avoiding premature fold-back.
Power dissipation in the resistor is now calculated based on worst case RMS
input current at minimum input voltage:
SMAX)RMS(INR RIP S ⋅=
2
WP
SR
09.1)074.0(84.3 2 =Ω=
A standard 70mΩ resistor can be selected for RSNS for the PFC converter.
� Peak Current Limit
The cycle-by-cycle peak current limit is encountered when VISNS pin voltage
exceeds VISNS,PEAK. For the PFC converter, this limit is encountered whenever the
inductor current exceeds the following:
www.irf.com 12
AN-1166
A
V
I LMTPK 1107.0
77.
_
=
Ω
−
=
It is clarified that even though the IR1155 operates based on average current
mode control, the input to the peak current limit comparator is decoupled from
the averaging circuit thus enabling instantaneous cycle-by-cycle protection for
peak overcurrent.
Fig 6: Current Sense Resistor and Filtering
The current sense signal is communicated to the ISNS pin of the IC using a
current limiting series resistor, RSF. An external RC filtering for ISNS pin can be
realized (though not necessary for IR1155) by adding a filter capacitor, CSF
between the ISNS pin and COM as shown in Fig.6. A corner frequency around 1-
1.5MHz will offer a safe compromise in terms of filtering, while maintaining the
integrity of the current sense signal for cycle-by-cycle peak overcurrent
protection.
SFSF
PSF CR
f
⋅⋅
=
pi2
1
With RSF=100Ω, we can use CSF=1000pF to obtain a cross-over frequency of
1.6MHz. The input impedance of the current sense amplifier is approximately
25KΩ. The RSF resistor will form a divider with this 25KΩ resistor. For RSF=100Ω
it is noted that the accuracy of the current sense voltage signal communicated to
the IC is more than 99.5%.
3.3.2 Output Regulation Voltage Divider (VFB pin)
The output regulation voltage of the PFC converter is set by voltage divider on
VFB pin - RFB1, RFB2, and RFB3. The total impedance of this divider network must
be high enough to reduce power dissipation, but low enough to keep the
feedback voltage error (due to finite bias currents into the voltage error amplifier
COM1
OVP4
VFB 6
VCC 7
GATE 8
ISNS3
FREQ2
COMP 5
IR1155S
RSNS
RSF
CSF
www.irf.com 13
AN-1166
which is less than 0.2uA) negligible. Around 2
本文档为【an-1166 IR1155 CCM PFC IC】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑,
图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
该文档来自用户分享,如有侵权行为请发邮件ishare@vip.sina.com联系网站客服,我们会及时删除。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。
本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。
网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。