1
1
A A
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Cover Sheet
1 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Cover Sheet
1 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Cover Sheet
1 33Friday, December 15, 2006
MS-9802 12/07/2006REV-03
System Chipset:
On Board Slots:
CPU:
PCI2.3 SLOT * 1
VIA CX700/CX700M (Core Chipset)
VIA C7 Processor
Version 10
DDR 2 * 1 (Max 2GB)
V-core PWM:
IMVP-4 Controller: ISL9501
Mini PCI2.3 SLOT*1
System power PWM:
MS-7 & MS-11
ATX Connector & Front Panel & DIO
10
20
21
22
LPC I/O - W83697UG
3-4
11
12
2
14
TV & LVDS Connectors
15
LAN1-RTL8110SC/8100C
SATA & CF & IDE CONNECTORS
5-9
MS-7 ACPI Controller & MS-11
DVI & VGA Connectors
Clock -ICS952906
25
23
VIA C7 Processor
USB Connectors
VIA CX700(M)
CPU Power
SYSTEM POWER
19
24
PCI Slot & Mini PCI Socket
DDR2 System Memory 1
MANUAL PARTS
Cover Sheet
Block Diagram
17
1
26
13
16
On Board Chipset:
LPC Super I/O -- W83697UG
AUDIO -- ALC888 + TI 3005D2
LAN -- RTL 8110SC/8100C * 2
BIOS -- LPC EEPROM
Clock Generator - ICS952906
DVI -- VIA VT-1632A
ISL6539 - DC IN
H/W Monitor - W83L786
Azalia ALC888
18LAN2-RTL8110SC/8100C
CLOCK MAP 27
SMBS_MAP 28
POWER MAP 29
ATX Power Sequence 30
31
32
Change History
GPIO & Jumper Setting
DC-Mode Power Sequence
33
Main Memory:
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Change History_2
1 2Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Change History_2
1 2Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Change History_2
1 2Friday, December 15, 2006
Page16.
change R179,R178,R175,R174 to 0402 to reduce space in order to improve the Layout of SATA port.
2006.12.13
Page19.
Modidy VR_ON and PWRGD_PWM to improve the quality of sequence
2006.12.07
change R5 to11.5K ohm 1% from3.83k,R17 to 953 ohm 1% to increase current tolerance,Q12 & Q13 to D03-0442203-A68
2006.12.07
Change R9 to VCC5_SB for VR_ON initial turn on glitch
2006.11.24
NON_POP R10 to improve the quality of sequence
2006.12.07
Change the PN of C315,C11,C299 to increase its tolerance
2006.12.06
modify the property of U13
2006.12.12
Page20.
change R449 to no-POP because there is another R at CPU
2006.11.28
change R184,R193,R195 to 330ohm, 0603 to increase its tolerance
2006.12.12
change the value of R45 to 5.11K 1% to increase current tolerance
2006.21.01
Add more OP(Add U32) to robust 1P5_DRV because of the delay of long trace
2006.12.2
Change PN of Q26 to reduce the delay response of V1.8
2006.12.5
remove R24 to use VCC12 as input voltage
2006.21.01
Change source of U1_pin16 to 12_IN through R494(2.2ohm) under DC mode because there is noise when enter "S3" mode
2006.11.20
Change 5VDIMM of U1_pin2 to 5V_SB because under DC mode, there is no 5VDIMM,
2006.11.20
EC13,EC16 for DC Mode, EC6,EC11,EC16 for ATX Mode;
D2 change to POP for Low temperature test
2006.12.08
Add VCC1.5 to GND under S3 Circuit mode to avoid leakage voltage
2006.12.08
Page22.
According to spec. the VGA+DVI-I connector need to change to VGA+DVI-D.
The P/N of VGA+DVI-D as following part number :N58-39F0021-T05
2006.11.27
Change the value of R104,R105 from 4.7K to 1k to improve the rising time
2006.11.30
R80,R90,R81,R78 change to150 ohm and POP as EMI request
2006.12.08
Page23.
Add C262,C610,C611,C612,C614
2006.12.08
Add VCC3 as another power source
2006.12.12
change R344, R361 to 1K
2006.12.08
Page24.
change PN of DVP0 to match ME
2006.11.17
Page25.
Change PN and Packing (from 0402 to 0603) of C645 to increase its tolerance
2006.12.08
Page26.
change PCB PN
2006.12.14
Change the PN of C7 heat Sink to match Smart Fan function
2006.12.05
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
EC CAP Usage
1 1Monday, December 18, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
EC CAP Usage
1 1Monday, December 18, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
EC CAP Usage
1 1Monday, December 18, 2006
1VCC3 EC13/220U/6.3V
Power Rail
12V_IN
Location/Value/Tolerance
EC4/1000u/16V,EC5/1000u/16V2
CAP SUM
2 EC4/1000u/16V,EC5/1000u/16VDC_IN
1 EC2/180u/16VVcore_IN
DC Mode
5V_IN for
VCC_DDRII
V_FSB_VTT
VCC_DDRII
VTT_DDRII
USB Port0,
Port1
VCC12
VCC1.5
2
1
4
1
1
1
1
ATX Mode
DC / ATX
USB Port2,
Port3
USB Port4,
Port5
VCC5
1
1
1
VCC3
VCC5_SB
VCC3_SB
Vcore
2
1
1
3
EC4/1000u/16V,EC5/1000u/16V
EC3/1000u/6.3V
EC7/1800u/6.3V,EC8/1800u/6.3V,
EC27/220u/4V,EC28/220u/4V
EC9/1000u/6.3V
EC14/1000u/6.3V
EC20/1000u/6.3V
EC22/1000u/6.3V
EC17/470u/2V
EC19/100u/16V
EC24/1000u/16V
EC11/1000u/6.3V,EC12/1000u/6.3V
EC6/1000u/6.3V
EC16/220u/6.3V
EC25/470u/2.5V, EC26/470u/2.5V,
EC29/470u/2.5V
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Block Diagram
2 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Block Diagram
2 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
Block Diagram
2 33Friday, December 15, 2006
.
.
.......
.
.....
.
Line-Out.
.....
. .....
MIC
. .....
. .....
Line_In.....
VIA CX700 (M/M2)
400/533MHz
Winbond
83697UG
PCI bus
33M
H
z@
16.5M
B
/s
Flash
VIA C7 Processor
LP
C
B
u
s
LPC SIO
TV-OUT or CRT
IMVP-4
VT1632A
F
S
B
ISL 9501
DVI-OUT
DIMM
Modules
64bit DDR
DDR II*1
400/533MHz
COM Ports
COM ports * 4
PCI Slot x 1
PCI bus
PCI bus
Mini PCI
Slot x 1
LAN
RTL-8110SC/8100C
USB Port 0~5
USB
SATA 300 MB/s
SATA 1~2IDE connector
TI-3005D2 ALC-888 AUDIO_Azalia
UltraDMA
33/66/100/133
CF connector
LVDS
Dual-channel
MS-9802 (Mini ITX)
Block Diagram
RTL-8110SC/8100C * 2
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
-PSI
-CPURST
-SLP
-CPUINIT
-CPURST
PWRGDCPU
THRMTRIP#
PWRGDCPU
PROCHOT#
PROCHOT#
CPU_COMP2
CPU_COMP2
MPI
MPI
CPU_COMP0
CPU_COMP0
-PSI
DPB0
DPB1
-FERR
DPB2
DPB3
-STPCLK
-SMI
-SLP
-CPUINIT
-DPSLP
-DPSLP
THRMTRIP#
-HDBI0
-HDBI2
-HDBI3
-HDBI1
-A20M
-IGNNE
INTR
NMI
-FERR
-BREQ0
TDO
TCK
TDI
-TRST
TMS
TMS
TDO
TDI
TCK
-TRST
-SMI
-STPCLK
-SLP
PWRGDCPU
-CPUINIT
NMI
-IGNNE
INTR
-A20M
-BREQ0
HA5
HA3
HA4
HA8
HA10
HA6
HA9
HA7
HA11
HA14
HA13
HA15
HA12
HA16
-BREQ1
-BREQ2
HD0
HD1
HD6
HD4
HD5
HD2
HD3
HD11
HD9
HD8
HD7
HD10
HD15
HD14
HD13
HD17
HD12
HD16
HD22
HD19
HD20
HD18
HD21
-BREQ3
HD26
HD23
HD24
HD27
HD25
HD28
HD30
HD31
HD32
HD29
HD33
HD35
-BREQ2
HD34
HD38
HD37
HD36
HD43
HD42
HD41
HD40
-BREQ3
HD39
HD48
HD45
HD44
HD46
HD47
HD49
HD52
HD50
HD51
HD53
HD54
HD59
HD58
HD56
HD57
HD55
HD60
HD61
HD63
HD62
-CPURST
-BREQ1
HA30
BI CPU_TMPA 13
BI THERMDC 13
IN CPUCLK 11
IN -CPUCLK 11
IN PWRGDCPU 20
V_FSB_VTT
-HREQ2 5
-IGNNE 5
-BPRI 5
HDSTBN1 5
HDSTBN0 5
-STPCLK 5
HDSTBN2 5
-A20M 5
-DPSLP 5
-RS2 5
-CPUINIT 5
-HASTB0P 5
NMI 5
-HIT 5
-SLP 5
HD[0:63]5
-HREQ0 5
CPU_VID3 19
-DBSY 5
HDSTBP1 5
-SMI 5
CPU_VID1 19
HDSTBP2 5
-DPWR 5
HDSTBP0 5
CPU_VID4 19
-HREQ1 5
-DEFER 5
CPU_VID0 19
INTR 5
HDSTBN3 5
HA[3:16]5
-DRDY 5
-CPURST 5
-HASTB0N 5
HDSTBP3 5
-HTRDY 5
CPU_VID5 19
-BNR 5
-ADS 5
CPU_VID2 19
-HITM 5
-HDBI[0:3] 5
-RS1 5
-BREQ0 5
-RS0 5
-FERR 5
THRMTRIP# 5
-RS2 5
-HA_STB1 5
-HLOCK 5
HA305
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART1)
3 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART1)
3 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART1)
3 33Friday, December 15, 2006
NEED CLOSES TO CPU
R294 150R1%0402R294 150R1%0402
R287 150R1%0402R287 150R1%0402
R306 51R1%0402R306 51R1%0402
R291 150R1%0402R291 150R1%0402
R305 150R1%0402R305 150R1%0402
R299 150R1%0402R299 150R1%0402
R286 150R1%0402R286 150R1%0402
R14 27.4R1%R14 27.4R1%
R288 51R1%0402R288 51R1%0402
R290 150R1%0402R290 150R1%0402
TP1TP1
C328 X_C33P50N0402C328 X_C33P50N0402
R47 51R1%0402R47 51R1%0402
TP6TP6
R307 150R1%0402R307 150R1%0402
U3A
nano BGA2
U3A
nano BGA2
STPCLK# B10
FERR# A8
A20M# B9
IGNNE# D9
INIT# A10
INTR B8
NMI C9
SMI# C10
A3#F3
A4#H3
A5#J1
A6#F2
A7#J2
A8#K1
A9#G3
A10#K3
A11#L2
A12#L3
A13#J3
A14#M3
A15#L1
A16#M1
D0#A20
D1#F18
D2#D18
D3#C19
D4#E18
D5#H20
D6#C20
D7#C18
D8#B19
D9#E20
D10#G20
D11#G18
D12#J18
D13#D20
D14#F20
D15#H18
D16#L19
D17#L18
D18#U19
D19#V19
D20#M20
D21#K19
D22#K20
D23#N20
D24#R19
D25#P19
D26#P18
D27#U18
D28#W20
D29#M19
D30#T18
D31#R20
D32#Y12
D33#V13
D34#Y17
D35#W17
D36#V16
D37#Y19
D38#W18
D39#V18
D40#W12
D41#Y14
D42#Y13
D43#Y16
D44#W14
D45#Y11
D46#V12
D47#V14
D48#W10
D49#Y8
D50#V10
D51#W4
D52#W7
D53#Y9
D54#W8
D55#W5
D56#V6
D57#V9
D58#V3
D59#Y3
D60#Y4
D61#V7
D62#V4
D63#V8
VID0 B7
VID1 C6
VID2 A7
VID3 B6
VID4 A6
TCK C16
TDI C15
TDO A15
TMS B15
TRST# B16
BREQ3# D5
DP0# J20
BREQ1# U1
BSEL1 D14
BSEL0 C14
DPWR# A18
MPI U5
COMP2 T3
VID5 A5
DINV0# H19
DINV1# N18
DINV2# V17
DINV3# V5
SLP# A11
ADS# B1
BNR# D3
DBSY# A1
DEFER# A2
DRDY# A4
HIT# B3
HITM# C3
TRDY# B2
BPRI# C4
BREQ0# C1
LOCK# D4
REQ0# D1
REQ1# D2
REQ2# F1
RS2# E3
RS0# B4
RS1# A3
DSTBP0# E19
DSTBN0# F19
BCLK A14
BCLK# A13
DSTBP1# U20
DSTBN1# T20
DSTBP2# W15
DSTBN2# V15
DSTBP3# Y6
DSTBN3# Y5
RESET# C13
PWRGD C8
COMP0 H17
THERMDA C17
THERMDC A17
THERMTRIP# A16
PROCHOT# B18
DPSLP# B11
PSI# C7
ASTBN0# G1
ASTBP0# G2
BREQ2# C5
DP1# R18
DP2# V11
DP3# Y10
A30#N1
A17#N2
A18#N3
TP7TP7
TP10TP10
R60 27.4R1%R60 27.4R1%
R289 51R1%0402R289 51R1%0402
R295 150R1%0402R295 150R1%0402
BSEL1BSEL1
R292 150R1%0402R292 150R1%0402
R298 150R1%0402R298 150R1%0402
R310 680R0402R310 680R0402
C329 X_C33P50N0402C329 X_C33P50N0402
R281 200R0402R281 200R0402
R12 100R0402R12 100R0402
R309 47R0402R309 47R0402
R308 47R0402R308 47R0402
C342 X_C33P50N0402C342 X_C33P50N0402
C43 X_C33P50N0402C43 X_C33P50N0402
R280 100R0402R280 100R0402
R13 54.9R1%0402R13 54.9R1%0402
R282 100R0402R282 100R0402
BSEL2BSEL2
R301 150R1%0402R301 150R1%0402
TP3TP3
TP2TP2
R285 51R1%0402R285 51R1%0402
A
A
B
B
C
C
D
D
E
E
4 4
3 3
2 2
1 1
VCORE_SENSE
VSS_SENSE
VCCA0
BEVO3
VCCA0
VCCA
VCCA
BEVO2
BEVO1
BEVO0
BEVO0
BEVO1
BEVO2
VCORE
VCORE
V_FSB_VTT
VCC1.8A
VCC1.8A
VCC3
VCC1.8A
V_FSB_VTT
VCORE
V_FSB_VTT
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART2)
4 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART2)
4 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
PRIMARY PROCESSOR (PART2)
4 33Friday, December 15, 2006
NEED CLOSEST CPU
CF0~8 can remove on VIA
check list
ver:0.2
add C643 and C644 for V_FSB_VTT
to improve the quality of V_FSN_VTT
2006.9.27
U3B
nano BGA2
U3B
nano BGA2
VCCA0 F17
VCCA1 A9
CF5 T2
CF2 T1
CF3 P2
CF6 P3
CF0 P1
CF4 R2
CF7 R3
CF1 R1
CF8 P4
VCCSENSE U3
VSSSENSE U4
BEVO0 B12
BEVO1 C12
BEVO2 C11
BEVO3 D11
RSVD1 E1
RSVD2 B5
RSVD3 N4
RSVD4 B17
RSVD5 Y20
RSVD6 U2
RSVD7 W1
RSVD8 Y1
GNDF16
GNDH16
GNDK16
GNDM16
GNDP16
GNDT16
GNDU16
GNDW16
GNDE15
GNDG15
GNDJ15
GNDL15
GNDN15
GNDR15
GNDU15
GNDY15
GNDF14
GNDH14
GNDK14
GNDM14
GNDP14
GNDT14
GNDD15
GNDE13
GNDG13
GNDJ13
GNDL13
GNDN13
GNDR13
GNDW13
GNDB14
GNDF12
GNDH12
GNDK12
GNDM12
GNDP12
G
N
D
T
1
2
G
N
D
U
1
2
G
N
D
B
1
3
G
N
D
D
1
3
G
N
D
E
1
1
G
N
D
G
1
1
G
N
D
J
1
1
G
N
D
L
1
1
G
N
D
N
1
1
G
N
D
R
1
1
G
N
D
W
1
1
G
N
D
A
1
2
G
N
D
F
1
0
G
N
D
H
1
0
G
N
D
K
1
0
G
N
D
M
1
0
G
N
D
P
1
0
G
N
D
T
1
0
G
N
D
U
1
0
G
N
D
E
9
G
N
D
G
9
G
N
D
J
9
G
N
D
L
9
G
N
D
N
9
G
N
D
R
9
G
N
D
W
9
G
N
D
D
1
0
G
N
D
F
8
G
N
D
H
8
G
N
D
K
8
G
N
D
M
8
G
N
D
P
8
G
N
D
T
8
G
N
D
E
7
G
N
D
G
7
G
N
D
J
7
G
N
D
L
7
G
N
D
N
7
G
N
D
R
7
G
N
D
U
7
G
N
D
Y
7
G
N
D
F
6
G
N
D
H
6
G
N
D
K
6
G
N
D
M
6
G
N
D
P
6
G
N
D
T
6
G
N
D
U
6
G
N
D
W
6
G
N
D
E
5
G
N
D
G
5
G
N
D
J
5
G
N
D
L
5
G
N
D
N
5
G
N
D
R
5
G
N
D
D
7
G
N
D
E
4
G
N
D
F
4
G
N
D
H
4
G
N
D
J
4
G
N
D
K
4
G
N
D
M
4
G
N
D
T
4
G
N
D
M
2
G
N
D
D
6
G
N
D
W
3
G
N
D
K
2
G
N
D
H
2
G
N
D
E
2
G
N
D
C
2
G
N
D
H
1
G
N
D
Y
2
G
N
D
B
2
0
G
N
D
L
2
0
G
N
D
P
2
0
G
N
D
V
2
0
G
N
D
D
1
9
G
N
D
G
1
9
G
N
D
J
1
9
G
N
D
N
1
9
G
N
D
T
1
9
G
N
D
W
1
9
G
N
D
K
1
8
G
N
D
M
1
8
G
N
D
Y
1
8
G
N
D
A
1
9
G
N
D
D
1
7
G
N
D
E
1
7
G
N
D
J
1
7
G
N
D
M
1
7
G
N
D
N
1
7
G
N
D
P
1
7
G
N
D
T
1
7
V
C
C
_
C
O
R
E
1
G
1
6
V
C
C
_
C
O
R
E
2
J
1
6
V
C
C
_
C
O
R
E
3
L
1
6
V
C
C
_
C
O
R
E
4
N
1
6
V
C
C
_
C
O
R
E
5
R
1
6
V
C
C
_
C
O
R
E
6
F
1
5
V
C
C
_
C
O
R
E
7
H
1
5
V
C
C
_
C
O
R
E
8
K
1
5
V
C
C
_
C
O
R
E
9
M
1
5
V
C
C
_
C
O
R
E
1
0
P
1
5
V
C
C
_
C
O
R
E
1
1
T
1
5
V
C
C
_
C
O
R
E
1
2
E
1
4
V
C
C
_
C
O
R
E
1
3
G
1
4
V
C
C
_
C
O
R
E
1
4
J
1
4
V
C
C
_
C
O
R
E
1
5
L
1
4
V
C
C
_
C
O
R
E
1
6
N
1
4
V
C
C
_
C
O
R
E
1
7
R
1
4
V
C
C
_
C
O
R
E
1
8
F
1
3
V
C
C
_
C
O
R
E
1
9
H
1
3
V
C
C
_
C
O
R
E
2
0
K
1
3
V
C
C
_
C
O
R
E
2
1
M
1
3
V
C
C
_
C
O
R
E
2
2
P
1
3
V
C
C
_
C
O
R
E
2
3
T
1
3
V
C
C
_
C
O
R
E
2
4
G
1
2
V
C
C
_
C
O
R
E
2
5
J
1
2
V
C
C
_
C
O
R
E
2
6
L
1
2
V
C
C
_
C
O
R
E
2
7
N
1
2
V
C
C
_
C
O
R
E
2
8
R
1
2
V
C
C
_
C
O
R
E
2
9
F
1
1
V
C
C
_
C
O
R
E
3
0
H
1
1
V
C
C
_
C
O
R
E
3
1
K
1
1
V
C
C
_
C
O
R
E
3
2
M
1
1
V
C
C
_
C
O
R
E
3
3
P
1
1
V
C
C
_
C
O
R
E
3
4
T
1
1
V
C
C
_
C
O
R
E
3
5
E
1
0
V
C
C
_
C
O
R
E
3
6
G
1
0
V
C
C
_
C
O
R
E
3
7
J
1
0
V
C
C
_
C
O
R
E
3
8
L
1
0
V
C
C
_
C
O
R
E
3
9
N
1
0
V
C
C
_
C
O
R
E
4
0
R
1
0
V
C
C
_
C
O
R
E
4
1
F
9
V
C
C
_
C
O
R
E
4
2
H
9
V
C
C
_
C
O
R
E
4
3
K
9
V
C
C
_
C
O
R
E
4
4
M
9
V
C
C
_
C
O
R
E
4
5
P
9
V
C
C
_
C
O
R
E
4
6
T
9
V
C
C
_
C
O
R
E
4
7
G
8
V
C
C
_
C
O
R
E
4
8
J
8
V
C
C
_
C
O
R
E
4
9
L
8
V
C
C
_
C
O
R
E
5
0
N
8
V
C
C
_
C
O
R
E
5
1
R
8
V
C
C
_
C
O
R
E
5
2
F
7
V
C
C
_
C
O
R
E
5
3
H
7
V
C
C
_
C
O
R
E
5
4
K
7
V
C
C
_
C
O
R
E
5
5
M
7
V
C
C
_
C
O
R
E
5
6
P
7
V
C
C
_
C
O
R
E
5
7
T
7
V
C
C
_
C
O
R
E
5
8
E
6
V
C
C
_
C
O
R
E
5
9
G
6
V
C
C
_
C
O
R
E
6
0
J
6
V
C
C
_
C
O
R
E
6
1
L
6
V
C
C
_
C
O
R
E
6
2
N
6
V
C
C
_
C
O
R
E
6
3
R
6
V
C
C
_
C
O
R
E
6
4
H
5
V
C
C
_
C
O
R
E
6
5
K
5
V
C
C
_
C
O
R
E
6
6
T
5
V
C
C
P
1
M
5
V
C
C
P
2
F
5
V
C
C
P
3
E
1
6
V
C
C
P
4
V
1
V
C
C
P
5
V
2
V
C
C
P
6
E
8
V
C
C
P
7
W
2
V
C
C
P
8
G
1
7
V
C
C
P
9
L
1
7
V
C
C
P
1
0
R
1
7
V
C
C
P
1
1
U
1
7
V
C
C
P
1
2
E
1
2
V
C
C
P
1
3
U
1
4
V
C
C
P
1
4
U
1
1
V
C
C
P
1
5
U
8
V
C
C
P
1
6
G
4
V
C
C
P
1
7
L
4
V
C
C
P
1
8
R
4
V
C
C
P
1
9
P
5
V
C
C
P
2
0
K
1
7
V
C
C
P
2
1
D
8
V
C
C
P
2
2
D
1
2
V
C
C
P
2
3
D
1
6
V
C
C
P
2
4
U
1
3
V
C
C
P
2
5
U
9
C343 C10U10Y0805C343 C10U10Y0805
C644 C10U10Y0805C644 C10U10Y0805
R297 200R0402R297 200R0402
C330 C0.01U16X0402C330 C0.01U16X0402
C7
C0.1U16Y0402
C7
C0.1U16Y0402
C318
C1000P16X0402
C318
C1000P16X0402
R302 200R0402R302 200R0402
C333 C0.01U16X0402C333 C0.01U16X0402
C320
C1U10Y0402
C320
C1U10Y0402
C322 C0.01U16X0402C322 C0.01U16X0402
C345 C0.01U16X0402C345 C0.01U16X0402
U23 RT9193-18PB_SOT23-5-LFU23 RT9193-18PB_SOT23-5-LF
VIN1
GND2
EN3 BP 4
VOUT 5
C335 C10U10Y0805C335 C10U10Y0805
C314
C0.1U16Y0402
C314
C0.1U16Y0402
TP5TP5
R296 200R0402R296 200R0402
C344 C10U10Y0805C344 C10U10Y0805
FB16
60L900m_100_0805
FB16
60L900m_100_0805
C337 C0.01U16X0402C337 C0.01U16X0402
R300 200R0402R300 200R0402
FB17
60L900m_100_0805
FB17
60L900m_100_0805
C351 C0.01U16X0402C351 C0.01U16X0402
C336 C0.01U16X0402C336 C0.01U16X0402
R315 1R0805R315 1R0805
C321
C39P50N0402
C321
C39P50N0402
C325 C10U10Y0805C325 C10U10Y0805
C350 C0.01U16X0402C350 C0.01U16X0402
TP4TP4
C643 x_C10U10Y0805C643 x_C10U10Y0805
C319
C4.7U6.3X5
C319
C4.7U6.3X5
C334 C0.01U16X0402C334 C0.01U16X0402
C331 C10U10Y0805C331 C10U10Y0805
C332 C0.01U16X0402C332 C0.01U16X0402
C356
C0.1U16Y0402
C356
C0.1U16Y0402
C355
C10U10Y1206
C355
C10U10Y1206
C324
C10U10Y1206
C324
C10U10Y1206
R279 1R0805R279 1R0805
5
5
4
4
3
3
2
2
1
1
D D
C C
B B
A A
HD0
-HDBI2
-HDBI0
-HDBI3
-HDBI1
HD1
HD2
HD3
HD4
HD5
HD6
HD7
HD8
HD9
HD10
HD11
HD12
HD13
HD14
HD15
HD16
HD17
HD18
HD19
HD20
HD21
HD22
HD23
HD24
HD25
HD26
HD27
HD28
HD29
HD30
HD31
HD32
HD33
HD34
HD35
HD36
HD37
HD38
HD39
HD40
HD41
HD42
HD43
HD44
HD45
HD46
HD47
HD48
HD49
HD50
HD51
HD52
HD53
HD54
HD55
HD56
HD57
HD58
HD59
HD60
HD61
HD62
HD63
GTLVREF_NB
VCCA33HCK
-CPUINIT
THRMTRIP#
-FERR
-SLP
NMI
-STPCLK
-SMI
INTR
-A20M
-IGNNE
-HREQ3
-HREQ4
-DPWR
-DPSLP
-HCLK
HCLK
HA10
HA5
HA14
HA4
HA6
HA8
HA12
HA11
HA9
HA13
HA3
HA7
HA16
HA15
GNDAHCK
GNDAHCK
VCCA33HCK
HA30
IN -HCLK 11
IN HCLK 11
V_FSB_VTT
V_FSB_VTT
V_FSB_VTT
V_FSB_VTT
VCC3
HD[0:63] 3
HDSTBP0 3
HDSTBP1 3
HDSTBP2 3
HDSTBN0 3
HDSTBN1 3
HDSTBN2 3
HDSTBN3 3
HDSTBP3 3
-HDBI[0:3] 3
-STPCLK3
-FERR3
-SLP3
INTR3
-IGNNE3
NMI3
THRMTRIP#3
-CPUINIT3
-SMI3
-A20M3
-RS03
-RS23
-RS13
-HREQ23
-HREQ03
-HREQ13
-CPURST3
-DEFER3
-BNR3
-BREQ03
-BPRI3
-DRDY3
-DBSY3
-HTRDY3
-HLOCK3
-ADS3
-HITM3
-HIT3
HA[3:16]3
-HASTB0N3
-HASTB0P3
-HA_STB13
-DPWR3
-DPSLP3
HA303
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
CX700(M) HOST BUS
5 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
CX700(M) HOST BUS
5 33Friday, December 15, 2006
Title
Size Document Number Rev
Date: Sheet of
MICRO-START INT'L CO.,LTD.
MS-9802 10
CX700(M) HOST BUS
5 33Friday, December 15, 2006
FB20
60L500m_100
FB20
60L500m_100
C380
C0.1U16Y0402
C380
C0.1U16Y0402
C383
C1000P16X0402
C383
C1000P16X0402
VER0.5
U10A
CX700(M)
VER0.5
U10A
CX700(M)
HA3B21
HA4D25
HA5/P3_HA6A24
HA6/P3_HA28D24
HA7/P3_RS0B24
HA8/P3_DEFERC25
HA9/P3_DRDYC24
HA10/P3_BPRIA25
HA11/P3_RS1B25
HA12/P3_RS2A26
HA13/P3_BREQ0E25
HA14/P3_HITD26
HA15/P3_DBSYE26
HA16/P3_ADSE27
HA17/P3_HREQ4A27
HA18/P3_HITMF27
HA19D21
HA20/P3_HREQ3E24
HA21/P3_HTRDYE23
HA22/P3_HA14G23
HA23/P3_HREQ3F22
HA24/P3_HREQ2E22
HA25/P3_HREQ1J22
H
本文档为【19802-10】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑,
图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
该文档来自用户分享,如有侵权行为请发邮件ishare@vip.sina.com联系网站客服,我们会及时删除。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。
本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。
网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。