M10
Quectel Cellular Engine
Hardware Design
Application Notes
M10_HD_AN01_V1.00
M10 Hardware Design Application Notes
Document Title M10 Hardware Design Application Notes
Version 1.00
Date 2009-06-25
Status Release
Document Control ID M10_HD_AN01_V1.00
General Notes
Quectel offers this information as a service to its customers, to support application and
engineering efforts that use the products designed by Quectel. The information provided is
based upon requirements specifically provided to Quectel by the customers. Quectel has not
undertaken any independent search for additional relevant information, including any
information that may be in the customer’s possession. Furthermore, system validation of this
product designed by Quectel within a larger electronic system remains the responsibility of
the customer or the customer’s system integrator. All specifications supplied herein are
subject to change.
Copyright
This document contains proprietary technical information which is the property of Quectel
Limited., copying of this document and giving it to others and the using or communication of
the contents thereof, are forbidden without express authority. Offenders are liable to the
payment of damages. All rights reserved in the event of grant of a patent or the registration of
a utility model or design. All specification supplied herein are subject to change without
notice at any time.
Copyright © Shanghai Quectel Wireless Solutions Co., Ltd. 2009
M10_HD_AN01_V1.00 - 1 -
Qu
ect
el
M10 Hardware Design Application Notes
Contents
Contents ............................................................................................................................................2
0. Revision history ............................................................................................................................5
1. Introduction...................................................................................................................................6
1.1. Reference.............................................................................................................................6
2. Product Concept............................................................................................................................7
3. Placement ......................................................................................................................................8
3.1. Pin Assignment....................................................................................................................8
3.2. Placement recommendation ................................................................................................9
3.3. Placement clearance ............................................................................................................9
4. Digital I/O Connection................................................................................................................11
5. VDD_EXT Pin............................................................................................................................12
6. Serial Interface and Debug Interface...........................................................................................13
7. SIM Card.....................................................................................................................................14
8. SLEEP Mode...............................................................................................................................15
9. Audio Trace ................................................................................................................................16
10. RF Design Guide.......................................................................................................................17
10.1. Recommended Impedance Matching Circuit ..................................................................17
10.2. Matched RF Transmission Line Design ..........................................................................18
10.3. PCB Layout Consideration..............................................................................................19
11. The Recommended Ramp-soak-spike Reflow Profile ..............................................................22
M10_HD_AN01_V1.00 - 2 -
Qu
ect
el
M10 Hardware Design Application Notes
Table Index
TABLE 1: REFERENCE..........................................................................................................................6
TABLE 2: DIGITAL I/O ELECTRICAL CHARACTERISTICS .......................................................... 11
M10_HD_AN01_V1.00 - 3 -
Qu
ect
el
M10 Hardware Design Application Notes
Figure Index
FIGURE 1: PIN ASSIGNMENT..............................................................................................................8
FIGURE 2: RECOMMENDATION OF PLACEMENT..........................................................................9
FIGURE 3: PLACEMENT CLEARANCE .........................................................................................10
FIGURE 4: CIRCUIT OF THE SIM CARD .......................................................................................14
FIGURE 5: AUDIO TRACE ROUTING EXAMPLE ...........................................................................16
FIGURE 6: T-TYPE MATCHING CIRCUIT ........................................................................................17
FIGURE 7: Π-TYPE MATCHING CIRCUIT .......................................................................................17
FIGURE 8: M10 RF_ANT PCB LAYOUT............................................................................................18
FIGURE 9: REFERENCE PCB DESIGN WITH ANTENNA PAD IN A FOUR-LAYER PCB ...........20
FIGURE 10: REFERENCE PCB DESIGN WITH RF CONNECTOR IN A FOUR-LAYER PCB ......21
FIGURE 11: STACK-UP OF THE FOUR-LAYER PCB.......................................................................21
FIGURE 12: THE RECOMMENDED RAMP-SOAK-SPIKE REFLOW P ROFILE...........................22
M10_HD_AN01_V1.00 - 4 -
Qu
ect
el
M10 Hardware Design Application Notes
0. Revision history
Revision Date Author Description of change
1.00 2009-06-25 Ken JI / Samuel HONG Initial
M10_HD_AN01_V1.00 - 5 -
Qu
ect
el
M10 Hardware Design Application Notes
1. Introduction
This document gives recommendation for Quectel’s M10 module integration in a wireless
application, such as vehicle tracking system, smart metering and PDA. It gives some
recommendations for design notes, reference circuit and PCB layout.
1.1. Reference
Table 1: Reference
SN Document name Remark
[1] M10_HD Hardware design document of M10 module
[2] GSM_UART_AN GSM module UART port application note
M10_HD_AN01_V1.00 - 6 -
Qu
ect
el
M10 Hardware Design Application Notes
2. Product Concept
The M10 is a Quad-band GSM/GPRS engine that works at frequency bands of GSM850, EGSM
900, DCS1800 and PCS 1900. The M10 features GPRS multi-slot class 12(default)/ class 10/class8
and supports the GPRS coding schemes CS-1, CS-2, CS-3 and CS-4.
The M10 is an SMD type module with 64-pin pads and a tiny profile of 29mm x 29mm x 3.6 mm
(the thickness of PCB is 1.6mm), which can fit into almost all customers’ applications. It provides
all hardware interfaces between the module and customer’s host board.
z External controller can communicate with M10 through its main UART port.
z Two audio channels include two microphone inputs and two speaker outputs, which can
be easily configured by AT command.
The module is designed with power saving technique so that the current consumption could be as
low as 0.7mA in SLEEP mode.
TCP/IP protocol stack has been integrated in the module. Moreover, extended TCP/IP AT
commands have been developed for customer to use the internal TCP/IP protocol easily, which is
very useful for data transfer application.
The module is fully RoHS compliant to EU regulation.
M10_HD_AN01_V1.00 - 7 -
Qu
ect
el
M10 Hardware Design Application Notes
3. Placement
Please pay attention to the placement and the PCB layout in your application design.
3.1. Pin Assignment
The pin assignment of the M10 module is shown in Figure 1. Placement of module should be
carefully considered to make the RF_IN pad as close as possible to antenna so as to reduce overall
RF trace length. The longer the RF trace to antenna, the larger the RF insertion loss. In addition,
please keep RF part and antenna from the system crystal and the audio part in host board as far as
possible to reduce possible RF interference due to GSM transmission bursts from antenna and RF
trace.
Figure 1: Pin assignment
M10_HD_AN01_V1.00 - 8 -
Qu
ect
el
M10 Hardware Design Application Notes
3.2. Placement recommendation
The analog part components such as microphone should be placed far away from antenna and
power supply. General placement recommendation is shown in Figure 2.
Power
Supply
Module
LCD
Interface
SIM
Interface
Pwrkey&Audio Interface
Keypad
Interface
UART Interface Power
Antenna
Audio Part Keypad Part
Digital Part & Other Part
RF
Figure 2: Recommendation of placement
3.3. Placement clearance
The module mounts with 64 SMT pads. For easy maintenance of this module and accessing to
these pads, please keep a distance no less than 3mm between M10 and other components.
M10_HD_AN01_V1.00 - 9 -
Qu
ect
el
M10 Hardware Design Application Notes
Figure 3: Placement clearance
M10_HD_AN01_V1.00 - 10 -
Qu
ect
el
M10 Hardware Design Application Notes
4. Digital I/O Connection
If the voltage level of peripheral interface circuit does not match module interface, the power
consumption of the system could increase, and could even cause the module damaged.
z Each digital I/O of the module operates in a 2.8V logic level inside the module. The voltage
level of those digital interfaces connected to the module should match the electrical
characteristics of the module listed in Table 2. Otherwise, a level shifter circuit must be
inserted between the host and the module.
Table 2: Digital I/O electrical characteristics
SYMBOL MIN MAX UNITS
VIL 0 0.67 V
VIH 1.7 3.1 V
VOL 0 0.34 V
VOH 2.0 2.8 V
z For direct connection between I/Os, please pay attention to I/Os’ input or output configuration.
If the I/O direction configuration conflicts with each other, the power consumption could
increase, and the module could be very hot, and even be damaged. For example, it is forbidden
that user’s I/O outputs a low level while module’s connected I/O outputs a high level.
M10_HD_AN01_V1.00 - 11 -
Qu
ect
el
M10 Hardware Design Application Notes
5. VDD_EXT Pin
This pin is a power supply from a regulator inside the module which can supply current of about
20mA. Customer can also use this pin to judge whether the module is off or not. When the module
is turned off, the VDD_EXT pin will change from high level to low level.
M10_HD_AN01_V1.00 - 12 -
Qu
ect
el
M10 Hardware Design Application Notes
6. Serial Interface and Debug Interface
The TXD and RXD pins should be connected to host MCU. The DTR pin should be controlled to
trigger SLEEP mode or wakeup the module. The RTS and CTS pins should be connected to the
host MCU if hardware flow control is required.
The TXD, RXD, PWRKEY and GND pins can also be used for software upgrade and high-level
acoustic parameters configuration. The DBG_TXD and DBG_RXD pins are only used for
software debug. Please note that the PWRKEY pin should be pulled to low level when the M10 is
being upgraded. For more detailed information on serial port design, please refer to document [2]
Notes: It’s recommended to connect the pins necessary for firmware upgrade to external interface.
M10_HD_AN01_V1.00 - 13 -
Qu
ect
el
M10 Hardware Design Application Notes
7. SIM Card
As shown in Figure 4, connecting a large volume capacitor such as 10uF in the SIM_VDD line
could lead to failure of detecting the SIM card. A capacitor between 100nF and 1uF is
recommended.
Figure 4: Circuit of the SIM card
M10_HD_AN01_V1.00 - 14 -
Qu
ect
el
M10 Hardware Design Application Notes
8. SLEEP Mode
The command AT+CSCLK can enable or disable SLEEP mode. When the SLEEP mode is
enabled, pulling the DTR pin to high level would drive the module into SLEEP mode; and pulling
the DTR pin to low level the module would exit from SLEEP mode.
M10_HD_AN01_V1.00 - 15 -
Qu
ect
el
M10 Hardware Design Application Notes
9. Audio Trace
If possible, the audio trace should be placed in inner layer, and shielded by ground in the same layer
and the upper and lower adjacent layers to prevent from RF interference. In addition, it is
recommended to add as many via as possible between ground layers so as to reduce RF noise.
The AGND signal is usually used for AOUT2 channel to establish a single-end output with
SPK2P. Do not pair GND with SPK2P to establish an audio output, otherwise TDD (Time
Division Duplex) noise from power supply could occur in AOUT2.
Figure 5: Audio trace routing example
M10_HD_AN01_V1.00 - 16 -
Qu
ect
el
M10 Hardware Design Application Notes
10. RF Design Guide
Correct RF design is essential for RF performance such as TX power, RX sensitivity and
harmonics. Following this RF design guide could benefit to improve the RF performance of
customer’s product.
10.1. Recommended Impedance Matching Circuit
The impedance of M10’s RF_ANT port is 50Ω. If the impedance of antenna is close to 50Ω in all
working frequency bands, the antenna could be connected to the RF_ANT port directly via 50Ω
transmission line. But if the impedance of antenna is not close to 50Ω, a T-type or π-type
matching circuit should be inserted between transmission line and antenna. The matching
components should be placed as close as possible to the antenna’s feed point.
Figure 6 and Figure 7 show the reference designs of T-type and π-type matching circuits.
Figure 6: T‐type matching circuit
Figure 7: π‐type matching circuit
NOTE: The impedance of traces in Bold type must be 50Ω.
M10_HD_AN01_V1.00 - 17 -
Qu
ect
el
M10 Hardware Design Application Notes
10.2. Matched RF Transmission Line Design
In PCB layout, a matched RF transmission line has a fixed characteristic impedance, which is called
Z0, from its source to its load. The source should have an internal resistance of Z0 and the
resistance of matching load should close to Z0.
Since the impedance of M10’s RF_ANT port is 50Ω, the impedance of the RF transmission line
from this port to the antenna or the matching circuit should also be made to 50Ω.
More than twelve different types of transmission line can be created on a PCB simply by controlling
trace geometry, and some of them are shown in Figure 8.
Figure 8: M10 RF_ANT PCB layout
Customer may adopt one or certain types of them to design RF trace. Upon the demand of
application design, the number of PCB layer can be different such as two and four. Each type of
PCB has corresponding “stack-up”. The “stack-up” is the name given to the order of the various
etched copper foil and dielectric layers that are laminated together under pressure and heat to make
a PCB.
Customer can calculate 50Ω RF trace width by EDA tools such as CITS or APPCAD, or send the
“stack-up” to Quectel, and we can help to calculate it.
M10_HD_AN01_V1.00 - 18 -
Qu
ect
el
M10 Hardware Design Application Notes
10.3. PCB Layout Consideration
PCB Layout is essential to the performance of customer’s product. Here are some rules that should
be followed:
z Impedance control
Control the impedance of RF trace as close as possible to 50Ω. If the thickness between
RF_ANT pad and the ground layer is less than 0.4mm, it could significantly decrease the
output power. Therefore, when they are too close, we strongly suggest removing the copper in
the layer beneath the RF_ANT pad. If RF trace routes to another layer, add GND via along
with it to keep GND integral. The clearance between RF trace and ground plane in same layer
should be at least twice the RF trace width.
z Make RF trace as short as possible
Place the module and the matching circuit near the antenna pad. Shorten the length of RF
trace. Place the antenna PAD in the corner or at the edge of host board.
z Protect RF trace
Avoid placing noise generating traces such as digital signal or clock line near RF trace in the
same layer. Carefully route other traces in the layers adjacent to the RF trace, remember not to
route in parallel with the RF trace. If possible, keep those traces far away from the RF trace.
z An RF test point is located at the bottom side of M10 for manufacture purpose. The copper
which is close to this test point in the top layer of customer’s host board must be kept out or
removed. No signal trace should be placed in the top layer and the second layer beneath this
test point. The location of the test point and the size of removed copper are as Figure 9.
M10
BOTTOM VIEW
test point
Figure 9: M10 RF_ANT PCB layout
M10_HD_AN01_V1.00 - 19 -
Qu
ect
el
M10 Hardware Design Application Notes
z Customer can use either antenna PAD or RF connector to connect the antenna.
If antenna PAD is adopted, Figure 9 is a reference design for a four-layer PCB. M
本文档为【Quectel M10 Hardware Design Application Notes V1.00】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑,
图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
该文档来自用户分享,如有侵权行为请发邮件ishare@vip.sina.com联系网站客服,我们会及时删除。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。
本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。
网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。