LM555 NE555 SA555

©2002 Fairchild Semiconductor Corporation www.fairchildsemi.comwww.fairchildsemi.comwww.fairchildsemi.comwww.fairchildsemi.com Rev. 1.0.3 FeaturesFeaturesFeaturesFeatures • High Current Drive Capability (200mA) • Adjustable Duty Cycle • Temperature Stability of 0.005%/°C • Timing From µSec to Hours • Turn off Time Less Than 2µSec ApplicationsApplicationsApplicationsApplications • Precision Timing • Pulse Generation • Time Delay Generation • Sequential Timing DescriptionDescriptionDescriptionDescription The LM555/NE555/SA555 is a highly stable controller capable of producing accurate timing pulses. With a monostable operation, the time delay is controlled by one external resistor and one capacitor. With an astable operation, the frequency and duty cycle are accurately controlled by two external resistors and one capacitor. 8-DIP8-DIP8-DIP8-DIP 8-SOP8-SOP8-SOP8-SOP 1 1 Internal Block DiagramInternal Block DiagramInternal Block DiagramInternal Block Diagram F/FF/FF/FF/FOutPutOutPutOutPutOutPutStageStageStageStage 1111 7777 5555 2222 3333 4444 6666 8888 RRRR RRRR RRRR Comp.Comp.Comp.Comp. Comp.Comp.Comp.Comp. Discharging Tr.Discharging Tr.Discharging Tr.Discharging Tr. VrefVrefVrefVref VccVccVccVcc DischargeDischargeDischargeDischarge ThresholdThresholdThresholdThreshold ControlControlControlControl VoltageVoltageVoltageVoltage GNDGNDGNDGND TriggerTriggerTriggerTrigger OutputOutputOutputOutput ResetResetResetReset LM555/NE555/SA555 Single Timer LM555/NE555/SA555 2222 Absolute Maximum Ratings (TAbsolute Maximum Ratings (TAbsolute Maximum Ratings (TAbsolute Maximum Ratings (TAAAA = 25 = 25 = 25 = 25°°°°C)C)C)C) ParameterParameterParameterParameter SymbolSymbolSymbolSymbol ValueValueValueValue UnitUnitUnitUnit Supply Voltage VCC 16 V Lead Temperature (Soldering 10sec) TLEAD 300 °C Power Dissipation PD 600 mW Operating Temperature Range LM555/NE555 SA555 TOPR 0 ~ +70 -40 ~ +85 °C Storage Temperature Range TSTG -65 ~ +150 °C LM555/NE555/SA555 3333 Electrical CharacteristicsElectrical CharacteristicsElectrical CharacteristicsElectrical Characteristics (TA = 25°C, VCC = 5 ~ 15V, unless otherwise specified) Notes:Notes:Notes:Notes: 1. When the output is high, the supply current is typically 1mA less than at VCC = 5V. 2. Tested at VCC = 5.0V and VCC = 15V. 3. This will determine the maximum value of RA + RB for 15V operation, the max. total R = 20MΩ, and for 5V operation, the max. total R = 6.7MΩ. 4. These parameters, although guaranteed, are not 100% tested in production. ParameterParameterParameterParameter SymbolSymbolSymbolSymbol ConditionsConditionsConditionsConditions Min.Min.Min.Min. Typ.Typ.Typ.Typ. Max.Max.Max.Max. UnitUnitUnitUnit Supply Voltage VCC - 4.5 - 16 V Supply Current (Low Stable) (Note1) ICC VCC = 5V, RL = ∞ - 3 6 mA VCC = 15V, RL = ∞ - 7.5 15 mA Timing Error (Monostable) Initial Accuracy (Note2) Drift with Temperature (Note4) Drift with Supply Voltage (Note4) ACCUR ∆t/∆T ∆t/∆VCC RA = 1kΩ to100kΩ C = 0.1µF - 1.0 50 0.1 3.0 0.5 % ppm/°C %/V Timing Error (Astable) Intial Accuracy (Note2) Drift with Temperature (Note4) Drift with Supply Voltage (Note4) ACCUR ∆t/∆T ∆t/∆VCC RA = 1kΩ to 100kΩ C = 0.1µF - 2.25 150 0.3 - % ppm/°C %/V Control Voltage VC VCC = 15V 9.0 10.0 11.0 V VCC = 5V 2.6 3.33 4.0 V Threshold Voltage VTH VCC = 15V - 10.0 - V VCC = 5V - 3.33 - V Threshold Current (Note3) ITH ---- - 0.1 0.25 µA Trigger Voltage VTR VCC = 5V 1.1 1.67 2.2 V VCC = 15V 4.5 5 5.6 V Trigger Current ITR VTR = 0V 0.01 2.0 µA Reset Voltage VRST ---- 0.4 0.7 1.0 V Reset Current IRST ---- 0.1 0.4 mA Low Output Voltage VOL VCC = 15V ISINK = 10mA ISINK = 50mA - 0.06 0.3 0.25 0.75 V V VCC = 5V ISINK = 5mA - 0.05 0.35 V High Output Voltage VOH VCC = 15V ISOURCE = 200mA ISOURCE = 100mA 12.75 12.5 13.3 - V V VCC = 5V ISOURCE = 100mA 2.75 3.3 - V Rise Time of Output (Note4) tR ---- - 100 - ns Fall Time of Output (Note4) tF ---- - 100 - ns Discharge Leakage Current ILKG ---- - 20 100 nA LM555/NE555/SA555 4444 Application InformationApplication InformationApplication InformationApplication Information Table 1 below is the basic operating table of 555 timer: When the low signal input is applied to the reset terminal, the timer output remains low regardless of the threshold voltage or the trigger voltage. Only when the high signal is applied to the reset terminal, the timer's output changes according to threshold voltage and trigger voltage. When the threshold voltage exceeds 2/3 of the supply voltage while the timer output is high, the timer's internal discharge Tr. turns on, lowering the threshold voltage to below 1/3 of the supply voltage. During this time, the timer output is maintained low. Later, if a low signal is applied to the trigger voltage so that it becomes 1/3 of the supply voltage, the timer's internal discharge Tr. turns off, increasing the threshold voltage and driving the timer output again at high. 1. Monostable Operation1. Monostable Operation1. Monostable Operation1. Monostable Operation Table 1. Basic Operating TableTable 1. Basic Operating TableTable 1. Basic Operating TableTable 1. Basic Operating Table Threshold Voltage Threshold Voltage Threshold Voltage Threshold Voltage (V(V(V(Vthththth)(PIN 6))(PIN 6))(PIN 6))(PIN 6) Trigger VoltageTrigger VoltageTrigger VoltageTrigger Voltage (V(V(V(Vtrtrtrtr)(PIN 2))(PIN 2))(PIN 2))(PIN 2) Reset(PIN 4)Reset(PIN 4)Reset(PIN 4)Reset(PIN 4) Output(PIN 3)Output(PIN 3)Output(PIN 3)Output(PIN 3) Discharging Tr.Discharging Tr.Discharging Tr.Discharging Tr.(PIN 7)(PIN 7)(PIN 7)(PIN 7) Don't care Don't care Low Low ON Vth > 2Vcc / 3 Vth > 2Vcc / 3 High Low ON Vcc / 3 < Vth < 2 Vcc / 3 Vcc / 3 < Vth < 2 Vcc / 3 High - - Vth < Vcc / 3 Vth < Vcc / 3 High High OFF 10101010-5-5-5-5 10101010-4-4-4-4 10101010-3-3-3-3 10101010-2-2-2-2 10101010-1-1-1-1 101010100000 101010101111 101010102222 10101010-3-3-3-3 10101010-2-2-2-2 10101010-1-1-1-1 101010100000 101010101111 101010102222 10 M 10 M 10 M 10 M ΩΩΩΩ 1M1M1M1M ΩΩΩΩ10 k 10 k 10 k 10 kΩΩΩΩ 10 0k 10 0k 10 0k 10 0k ΩΩΩΩ RRRR AAAA =1 k =1 k =1 k =1 kΩΩΩΩ C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) Time Delay(s)Time Delay(s)Time Delay(s)Time Delay(s) Figure 1. Monoatable CircuitFigure 1. Monoatable CircuitFigure 1. Monoatable CircuitFigure 1. Monoatable Circuit Figure 2. Resistance and Capacitance vs.Figure 2. Resistance and Capacitance vs.Figure 2. Resistance and Capacitance vs.Figure 2. Resistance and Capacitance vs. Time delay(tTime delay(tTime delay(tTime delay(tdddd)))) Figure 3. Waveforms of Monostable OperationFigure 3. Waveforms of Monostable OperationFigure 3. Waveforms of Monostable OperationFigure 3. Waveforms of Monostable Operation 1 5 6 7 84 2 3 RESET Vcc DISCH THRES CONTGND OUT TRIG +Vcc RA C1 C2RL Trigger LM555/NE555/SA555 5555 Figure 1 illustrates a monostable circuit. In this mode, the timer generates a fixed pulse whenever the trigger voltage falls below Vcc/3. When the trigger pulse voltage applied to the #2 pin falls below Vcc/3 while the timer output is low, the timer's internal flip-flop turns the discharging Tr. off and causes the timer output to become high by charging the external capacitor C1 and setting the flip-flop output at the same time. The voltage across the external capacitor C1, VC1 increases exponentially with the time constant t=RA*C and reaches 2Vcc/3 at td=1.1RA*C. Hence, capacitor C1 is charged through resistor RA. The greater the time constant RAC, the longer it takes for the VC1 to reach 2Vcc/3. In other words, the time constant RAC controls the output pulse width. When the applied voltage to the capacitor C1 reaches 2Vcc/3, the comparator on the trigger terminal resets the flip-flop, turning the discharging Tr. on. At this time, C1 begins to discharge and the timer output converts to low. In this way, the timer operating in the monostable repeats the above process. Figure 2 shows the time constant relationship based on RA and C. Figure 3 shows the general waveforms during the monostable operation. It must be noted that, for a normal operation, the trigger pulse voltage needs to maintain a minimum of Vcc/3 before the timer output turns low. That is, although the output remains unaffected even if a different trigger pulse is applied while the output is high, it may be affected and the waveform does not operate properly if the trigger pulse voltage at the end of the output pulse remains at below Vcc/3. Figure 4 shows such a timer output abnormality. 2. Astable Operation2. Astable Operation2. Astable Operation2. Astable Operation Figure 4. Waveforms of Monostable Operation (abnormal)Figure 4. Waveforms of Monostable Operation (abnormal)Figure 4. Waveforms of Monostable Operation (abnormal)Figure 4. Waveforms of Monostable Operation (abnormal) 100m100m100m100m 1111 10101010 100100100100 1k1k1k1k 10k10k10k10k 100k100k100k100k 1E-31E-31E-31E-3 0.010.010.010.01 0.10.10.10.1 1111 10101010 100100100100 10M 10M10M 10M ΩΩΩΩ 1M1M1M1M ΩΩΩΩ 100k 100k 100k 100kΩΩΩΩ 10k 10k10k 10kΩΩΩΩ 1k1k1k1kΩΩΩΩ (R(R(R(R AAAA+2R+2R+2R+2R BBBB)))) C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) C ap ac ita nc e( uF ) Fr equency(Hz)Frequency(Hz)Frequency(Hz)Frequency(Hz) Figure 5. Astable CircuitFigure 5. Astable CircuitFigure 5. Astable CircuitFigure 5. Astable Circuit Figure 6. Capacitance and Resistance vs. FrequencyFigure 6. Capacitance and Resistance vs. FrequencyFigure 6. Capacitance and Resistance vs. FrequencyFigure 6. Capacitance and Resistance vs. Frequency 1 5 6 7 84 2 3 RESET Vcc DISCH THRES CONTGND OUT TRIG +Vcc RA C1 C2RL RB LM555/NE555/SA555 6666 An astable timer operation is achieved by adding resistor RB to Figure 1 and configuring as shown on Figure 5. In the astable operation, the trigger terminal and the threshold terminal are connected so that a self-trigger is formed, operating as a multi vibrator. When the timer output is high, its internal discharging Tr. turns off and the VC1 increases by exponential function with the time constant (RA+RB)*C. When the VC1, or the threshold voltage, reaches 2Vcc/3, the comparator output on the trigger terminal becomes high, resetting the F/F and causing the timer output to become low. This in turn turns on the discharging Tr. and the C1 discharges through the discharging channel formed by RB and the discharging Tr. When the VC1 falls below Vcc/3, the comparator output on the trigger terminal becomes high and the timer output becomes high again. The discharging Tr. turns off and the VC1 rises again. In the above process, the section where the timer output is high is the time it takes for the VC1 to rise from Vcc/3 to 2Vcc/3, and the section where the timer output is low is the time it takes for the VC1 to drop from 2Vcc/3 to Vcc/3. When timer output is high, the equivalent circuit for charging capacitor C1 is as follows: Since the duration of the timer output high state(tH) is the amount of time it takes for the VC1(t) to reach 2Vcc/3, Figure 7. Waveforms of Astable OperationFigure 7. Waveforms of Astable OperationFigure 7. Waveforms of Astable OperationFigure 7. Waveforms of Astable Operation Vcc RA RB C1 Vc1(0-)=Vcc/3 C1 dvc1 dt ------------- Vcc V 0-( )– RA RB+ -------------------------------= 1( ) VC1 0+( ) VCC 3⁄= 2( ) VC1 t( ) VCC 1 2 3 ---e - t RA RB+( )C1 ------------------------------------–     –         = 3( ) LM555/NE555/SA555 7777 The equivalent circuit for discharging capacitor C1, when timer output is low is, as follows: Since the duration of the timer output low state(tL) is the amount of time it takes for the VC1(t) to reach Vcc/3, Since RD is normally RB>>RD although related to the size of discharging Tr., tL=0.693RBC1 (10) Consequently, if the timer operates in astable, the period is the same with 'T=tH+tL=0.693(RA+RB)C1+0.693RBC1=0.693(RA+2RB)C1' because the period is the sum of the charge time and discharge time. And since frequency is the reciprocal of the period, the following applies. 3. Frequency divider3. Frequency divider3. Frequency divider3. Frequency divider By adjusting the length of the timing cycle, the basic circuit of Figure 1 can be made to operate as a frequency divider. Figure 8. illustrates a divide-by-three circuit that makes use of the fact that retriggering cannot occur during the timing cycle. VC1 t( ) 2 3 ---VCC V= CC 1 23 ---e - tH RA RB+( )C1 ------------------------------------–     –         = 4( ) tH C1 RA RB+( )In2 0.693 RA RB+( )C1== 5( ) C1 RB RDVC1(0-)=2Vcc/3 C1 dvC1 dt -------------- 1RA RB+ -----------------------VC1 0=+ 6( ) VC1 t( ) 2 3 ---V CCe - tRA RD+( )C1 ------------------------------------- = 7( ) 1 3 ---VCC 2 3 ---V CCe - tL RA RD+( )C1 ------------------------------------- = 8( ) tL C1 RB RD+( )In2 0.693 RB RD+( )C1== 9( ) frequency, f 1 T --- 1.44 RA 2RB+( )C1 ----------------------------------------= = 11( ) LM555/NE555/SA555 8888 4. Pulse Width Modulation4. Pulse Width Modulation4. Pulse Width Modulation4. Pulse Width Modulation The timer output waveform may be changed by modulating the control voltage applied to the timer's pin 5 and changing the reference of the timer's internal comparators. Figure 9 illustrates the pulse width modulation circuit. When the continuous trigger pulse train is applied in the monostable mode, the timer output width is modulated according to the signal applied to the control terminal. Sine wave as well as other waveforms may be applied as a signal to the control terminal. Figure 10 shows the example of pulse width modulation waveform. 5. Pulse Position Modulation5. Pulse Position Modulation5. Pulse Position Modulation5. Pulse Position Modulation If the modulating signal is applied to the control terminal while the timer is connected for the astable operation as in Figure 11, the timer becomes a pulse position modulator. In the pulse position modulator, the reference of the timer's internal comparators is modulated which in turn modulates the timer output according to the modulation signal applied to the control terminal. Figure 12 illustrates a sine wave for modulation signal and the resulting output pulse position modulation : however, any wave shape could be used. Figure 8. Waveforms of Frequency Divider OperationFigure 8. Waveforms of Frequency Divider OperationFigure 8. Waveforms of Frequency Divider OperationFigure 8. Waveforms of Frequency Divider Operation Figure 9. Circuit for Pulse Width ModulationFigure 9. Circuit for Pulse Width ModulationFigure 9. Circuit for Pulse Width ModulationFigure 9. Circuit for Pulse Width Modulation Figure 10. Waveforms of Pulse Width ModulationFigure 10. Waveforms of Pulse Width ModulationFigure 10. Waveforms of Pulse Width ModulationFigure 10. Waveforms of Pulse Width Modulation 84 7 1 2 3 5 6 CONTGND Vcc DISCH THRES RESET TRIG OUT +Vcc+Vcc+Vcc+Vcc TriggerTriggerTriggerTrigger RRRRAAAA CCCC OutputOutputOutputOutput InputInputInputInput LM555/NE555/SA555 9999 6. Linear Ramp6. Linear Ramp6. Linear Ramp6. Linear Ramp When the pull-up resistor RA in the monostable circuit shown in Figure 1 is replaced with constant current source, the VC1 increases linearly, generating a linear ramp. Figure 13 shows the linear ramp generating circuit and Figure 14 illustrates the generated linear ramp waveforms. In Figure 13, current source is created by PNP transistor Q1 and resistor R1, R2, and RE. For example, if Vcc=15V, RE=20kΩ, R1=5kW, R2=10kΩ, and VBE=0.7V, VE=0.7V+10V=10.7V Ic=(15-10.7)/20k=0.215mA 84 7 1 2 3 5 6 CONTGND Vcc DISCH THRES RESET TRIG OUT +Vcc+Vcc+Vcc+Vcc RRRRAAAA CCCC RRRRBBBB ModulationModulationModulationModulation OutputOutputOutputOutput Figure 11. Circuit for Pulse Position ModulationFigure 11. Circuit for Pulse Position ModulationFigure 11. Circuit for Pulse Position ModulationFigure 11. Circuit for Pulse Position Modulation Figure 12. Waveforms of pulse position modulationFigure 12. Waveforms of pulse position modulationFigure 12. Waveforms of pulse position modulationFigure 12. Waveforms of pulse position modulation Figure 13. Circuit for Linear RampFigure 13. Circuit for Linear RampFigure 13. Circuit for Linear RampFigure 13. Circuit for Linear Ramp Figure 14. Waveforms of Linear RampFigure 14. Waveforms of Linear RampFigure 14. Waveforms of Linear RampFigure 14. Waveforms of Linear Ramp 1 5 6 7 84 2 3 RESET Vcc DISCH THRES CONTGND OUT TRIG +Vcc C2 R1 R2 C1 Q1 Output RE IC VCC VE– RE ---------------------------= 12( ) Here, VE is VE VBE R2 R1 R2+ ----------------------VCC+= 13( ) LM555/NE555/SA555 10101010 When the trigger starts in a timer configured as shown in Figure 13, the current flowing through capacitor C1 becomes a constant current generated by PNP transistor and resistors. Hence, the VC is a linear ramp function as shown in Figure 14. The gradient S of the linear ramp function is defined as follows: Here the Vp-p is the peak-to-peak voltage. If the electric charge amount accumulated in the capacitor is divided by the capacitance, the VC comes out as follows: V=Q/C (15) The above equation divided on both sides by T gives us and may be simplified into the following equation. S=I/C (17) In other words, the gradient of the linear ramp function appearing across the capacitor can be obtained by using the constant current flowing through the capacitor. If the constant current flow through the capacitor is 0.215mA and the capacitance is 0.02µF, the gradient of the ramp function at both ends of the capacitor is S = 0.215m/0.022µ = 9.77V/ms. S Vp p– T ----------------= 14( ) V T ---- Q T⁄ C ------------= 16( ) LM555/NE555/SA555 11111111 Mechanical DimensionsMechanical DimensionsMechanical DimensionsMechanical Dimensions PackagePackagePackagePackage Dimensions in millimetersDimensions in millimetersDimensions in millimetersDimensions in millimeters 6.40 ±0.20 3.30 ±0.30 0.130 ±0.012 3.40 ±0.20 0.134 ±0.008 #1 #4 #5 #8 0.252 ±0.008 9. 20 ±0 .2 0 0. 79 2. 54 0. 10 0 0. 03 1 ( ) 0. 46 ±0 .1 0 0. 01 8 ±0 .0 04 0. 06 0 ±0 .0 04 1. 52 4 ±0 .1 0 0. 36 2 ±0 .0 08 9. 60 0. 37 8 M AX 5.08 0.200 0.33 0.013 7.62 0~15° 0.300 MAX MIN 0.25 +0.10 –0.05 0.010 +0.004 –0.002 8-DIP8-DIP8-DIP8-DIP LM555/NE555/SA555 12121212 Mechanical Dimensions Mechanical Dimensions Mechanical Dimensions Mechanical Dimensions (Continued) PackagePackagePackagePackage Dimensions in millimetersDimensions in millimetersDimensions in millimetersDimensions in millimeters 4. 92 ± 0. 20 0. 19 4 ±0 .0 08 0. 41 ± 0. 10 0. 01 6 ±0 .0 04 1. 27 0. 05 0 5.72 0.225 1.55 ±0.20 0.061 ±0.008 0.1~0.25 0.004~0.001 6.00 ±0.30 0.236 ±0.012 3.95 ±0.20 0.156 ±0.008 0.50 ±0.20 0.020 ±0.008 5. 13 0. 20 2 M AX #1 #4 #5 0~ 8° #8 0. 56 0. 02 2 ( ) 1.80 0.071 M AX 0. 10 M AX 0. 00 4 MAX MIN + 0.10 -0.05 0.15 + 0.004 -0.002 0.006 8-SOP8-SOP8-SOP8-SOP LM555/NE555/SA555 13131313 Ordering InformationOrdering InformationOrdering InformationOrdering Information Product NumberProduct NumberProduct NumberProduct Number PackagePackagePackagePackage Operating TemperatureOperating TemperatureOperating TemperatureOperating Temperature LM555CN 8-DIP 0 ~ +70°C LM555CM 8-SOP Product NumberProduct NumberProduct NumberProduct Number PackagePackagePackagePackage Operating TemperatureOperating TemperatureOperating TemperatureOperating Temperature NE555N 8-DIP 0 ~ +70°C NE555D 8-SOP Product NumberProduct NumberProduct NumberProduct Number PackagePackagePackagePackage Operating TemperatureOperating TemperatureOperating Temperatur