关闭

关闭

关闭

封号提示

内容

首页 CD4060BC.pdf

CD4060BC.pdf

CD4060BC.pdf

上传者: zhuwild 2011-09-13 评分 0 0 0 0 0 0 暂无简介 简介 举报

简介:本文档为《CD4060BCpdf》,可适用于IT/计算机领域,主题内容包含OctoberRevisedJanuaryCDBC•CDBC•CDBCStageRippleCarryBinaryCounters•StageRip符等。

OctoberRevisedJanuaryCDBC•CDBC•CDBCStageRippleCarryBinaryCounters•StageRippleCarryBinaryCounters•StageRippleCarryBinaryCountersFairchildSemiconductorCorporationDSprfwwwfairchildsemicomCDBC•CDBC•CDBCStageRippleCarryBinaryCounters•StageRippleCarryBinaryCounters•StageRippleCarryBinaryCountersGeneralDescriptionTheCDBC,CDBCarestageripplecarrybinarycounters,andtheCDBCisastageripplecarrybinarycounterThecountersareadvancedonecountonthenegativetransitionofeachclockpulseThecountersareresettothezerostatebyalogical“”attheresetinputindependentofclockFeaturesnWidesupplyvoltagerange:VtoVnHighnoiseimmunity:VDD(typ)nLowpowerTTLcompatibility:FanoutofdrivingLordrivingLSnMediumspeedoperation:MHztypatVDD=VnSchmitttriggerclockinputOrderingCode:DevicesalsoavailableinTapeandReelSpecifybyappendingthesuffixletter“X”totheorderingcodeConnectionDiagramsPinAssignmentsforDIPandSOICCDBCTopViewPinAssignmentsforDIP,SOICandSOPCDBCTopViewOrderNumberPackageNumberPackageDescriptionCDBCMMALeadSmallOutlineIntegratedCircuit(SOIC),JEDECMS,”NarrowCDBCNNELeadPlasticDualInLinePackage(PDIP),JEDECMS,”WideCDBCMMALeadSmallOutlineIntegratedCircuit(SOIC),JEDECMS,”NarrowCDBCSJMDLeadSmallOutlinePackage(SOP),EIAJTYPEII,mmWideCDBCNNELeadPlasticDualInLinePackage(PDIP),JEDECMS,”WideCDBCMMALeadSmallOutlineIntegratedCircuit(SOIC),JEDECMS,”NarrowCDBCNNELeadPlasticDualInLinePackage(PDIP),JEDECMS,”WidewwwfairchildsemicomCDBC•CDBC•CDBCConnectionDiagrams(Continued)PinAssignmentsforDIPandSOICCDBCTopViewSchematicDiagramsCDBCCDBCwwwfairchildsemicomCDBC•CDBC•CDBCCDBCCDBTypicalOscillatorConnectionsRCOscillatorCrystalOscillatorwwwfairchildsemicomCDBC•CDBC•CDBCAbsoluteMaximumRatings(Note)(Note)RecommendedOperatingConditionsNote:“AbsoluteMaximumRatings”arethosevaluesbeyondwhichthesafetyofthedevicecannotbeguaranteedTheyarenotmeanttoimplythatthedevicesshouldbeoperatedattheselimitsThetablesof“RecommendedOperatingConditions”and“ElectricalCharacteristics”provideconditionsforactualdeviceoperationNote:VSS=VunlessotherwisespecifiedDCElectricalCharacteristics(Note)Note:DatadoesnotapplytooscillatorpointsφandφofCDBCIOHandIOLaretestedoneoutputatatimeSupplyVoltage(VDD)VtoVInputVoltage(VIN)VtoVDDVStorageTemperatureRange(TS)CtoCPackageDissipation(PD)DualInLinemWSmallOutlinemWLeadTemperature(TL)(Soldering,seconds)CSupplyVoltage(VDD)VtoVInputVoltage(VIN)VtoVDDOperatingTemperatureRange(TA)CtoCSymbolParameterConditionsCCCUnitsMinMaxMinTypMaxMinMaxIDDQuiescentDeviceCurrentVDD=V,VIN=VDDorVSSµAVDD=V,VIN=VDDorVSSµAVDD=V,VIN=VDDorVSSµAVOLLOWLevelOutputVoltageVDD=VVVDD=VVVDD=VVVOHHIGHLevelOutputVoltageVDD=VVVDD=VVVDD=VVVILLOWLevelInputVoltageVDD=V,VO=VorVVVDD=V,VO=VorVVVDD=V,VO=VorVVVIHHIGHLevelInputVoltageVDD=V,VO=VorVVVDD=V,VO=VorVVVDD=V,VO=VorVVIOLLOWLevelOutputCurrentVDD=V,VO=VmA(Note)VDD=V,VO=VmAVDD=V,VO=VmAIOHHIGHLevelOutputCurrentVDD=V,VO=VmA(Note)VDD=V,VO=VmAVDD=V,VO=VmAIINInputCurrentVDD=V,VIN=VµAVDD=V,VIN=VµAwwwfairchildsemicomCDBC•CDBC•CDBCACElectricalCharacteristics(Note)CDBC,CDBCTA=C,CL=pF,RL=k,tr=tf=ns,unlessotherwisenotedNote:ACParametersareguaranteedbyDCcorrelatedtestingSymbolParameterConditionsMinTypMaxUnitstPHL,tPLHPropagationDelayTimetoQVDD=VnsVDD=VnsVDD=VnstPHL,tPLHInterstagePropagationDelayTimeVDD=VnsfromQntoQnVDD=VnsVDD=VnstTHL,tTLHTransitionTimeVDD=VnsVDD=VnsVDD=VnstWL,tWHMinimumClockPulseWidthVDD=VnsVDD=VnsVDD=VnstrCL,tfCLMaximumClockRiseandFallTimeVDD=VNoLimitnsVDD=VNoLimitnsVDD=VNoLimitnsfCLMaximumClockFrequencyVDD=VMHzVDD=VMHzVDD=VMHztPHL(R)ResetPropagationDelayVDD=VnsVDD=VnsVDD=VnstWH(R)MinimumResetPulseWidthVDD=VnsVDD=VnsVDD=VnsCINAverageInputCapacitanceAnyInputpFCPDPowerDissipationCapacitancepFwwwfairchildsemicomCDBC•CDBC•CDBCACElectricalCharacteristics(Note)CDBCTA=C,CL=pF,RL=k,tr=tf=ns,unlessotherwisenotedNote:ACParametersareguaranteedbyDCcorrelatedtestingSymbolParameterConditionsMinTypMaxUnitstPHL,tPLHPropagationDelayTimetoQVDD=VnsVDD=VnsVDD=VnstPHL,tPLHInterstagePropagationDelayTimeVDD=VnsfromQntoQnVDD=VnsVDD=VnstTHL,tTLHTransitionTimeVDD=VnsVDD=VnsVDD=VnstWL,tWHMinimumClockPulseWidthVDD=VnsVDD=VnsVDD=VnstrCL,tfCLMaximumClockRiseandFallTimeVDD=VNoLimitnsVDD=VNoLimitnsVDD=VNoLimitnsfCLMaximumClockFrequencyVDD=VMHzVDD=VMHzVDD=VMHztPHL(R)ResetPropagationDelayVDD=VnsVDD=VnsVDD=VnstWH(R)MinimumResetPulseWidthVDD=VnsVDD=VnsVDD=VnsCINAverageInputCapacitanceAnyInputpFCPDPowerDissipationCapacitancepFwwwfairchildsemicomCDBC•CDBC•CDBCPhysicalDimensionsinches(millimeters)unlessotherwisenotedLeadSmallOutlineIntegratedCircuit(SOIC),JEDECMS,”NarrowPackageNumberMALeadSmallOutlinePackage(SOP),EIAJTYPEII,mmWidePackageNumberMDFairchilddoesnotassumeanyresponsibilityforuseofanycircuitrydescribed,nocircuitpatentlicensesareimpliedandFairchildreservestherightatanytimewithoutnoticetochangesaidcircuitryandspecificationsCDBC•CDBC•CDBCStageRippleCarryBinaryCounters•StageRippleCarryBinaryCounters•StageRippleCarryBinaryCountersLIFESUPPORTPOLICYFAIRCHILD’SPRODUCTSARENOTAUTHORIZEDFORUSEASCRITICALCOMPONENTSINLIFESUPPORTDEVICESORSYSTEMSWITHOUTTHEEXPRESSWRITTENAPPROVALOFTHEPRESIDENTOFFAIRCHILDSEMICONDUCTORCORPORATIONAsusedherein:Lifesupportdevicesorsystemsaredevicesorsystemswhich,(a)areintendedforsurgicalimplantintothebody,or(b)supportorsustainlife,and(c)whosefailuretoperformwhenproperlyusedinaccordancewithinstructionsforuseprovidedinthelabeling,canbereasonablyexpectedtoresultinasignificantinjurytotheuserAcriticalcomponentinanycomponentofalifesupportdeviceorsystemwhosefailuretoperformcanbereasonablyexpectedtocausethefailureofthelifesupportdeviceorsystem,ortoaffectitssafetyoreffectivenesswwwfairchildsemicomPhysicalDimensionsinches(millimeters)unlessotherwisenoted(Continued)LeadPlasticDualInLinePackage(PDIP),JEDECMS,”WidePackageNumberNE

热点搜索换一换

用户评论(0)

0/200

精彩专题

上传我的资料

每篇奖励 +2积分

资料评价:

/8
0下载券 下载 加入VIP, 送下载券

意见
反馈

立即扫码关注

爱问共享资料微信公众号

返回
顶部