1/8September 2001
n PROPAGATION DELAY TIME :
tPD = 40ns (TYP.) at VDD = 10V CL = 50pF
n HIGH TO LOW LEVEL LOGIC CONVERSION
n HIGH "SINK" AND "SOURCE" CURRENT
CAPABILITY
n QUIESCENT CURRENT SPECIFIED UP TO
20V
n 5V, 10V AND 15V PARAMETRIC RATINGS
n INPUT LEAKAGE CURRENT
II = 100nA (MAX) AT VDD = 18V TA = 25°C
n 100% TESTED FOR QUIESCENT CURRENT
n MEETS ALL REQUIREMENTS OF JEDEC
JESD13B " STANDARD SPECIFICATIONS
FOR DESCRIPTION OF B SERIES CMOS
DEVICES"
DESCRIPTION
The HCF4050B is a monolithic integrated circuit
fabricated in Metal Oxide Semiconductor
technology available in DIP and SOP packages.
It is an non inverting Hex Buffer/Converter and
feature logic level conversions using only one
supply voltage (VDD).
The input high level signal (VIH) can exceed the
VDD supply voltage when these devices are used
for logic level conversions. This device is intended
for use as CMOS to DTL/TTL converters and can
drive directly two DTL/TTL loads (VDD=5V,
VOL≤0.4V and IOL≤3.2mA.
HCF4050B
HEX BUFFER/CONVERTER (NON INVERTING)
PIN CONNECTION
ORDER CODES
PACKAGE TUBE T & R
DIP HCF4050BEY
SOP HCF4050BM1 HCF4050M013TR
DIP SOP
HCF4050B
2/8
INPUT EQUIVALENT CIRCUIT PIN DESCRIPTION
TRUTH TABLE
ABSOLUTE MAXIMUM RATINGS
Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is
not implied.
All voltage values are referred to VSS pin voltage.
RECOMMENDED OPERATING CONDITIONS
PIN No SYMBOL NAME AND FUNCTION
3, 5, 7, 9, 11,
14
A, B, C, D, E,
F Data Inputs
2, 4, 6, 10,
12, 15
G, H, I, J, K,
L Data Outputs
13 , 16 NC Not Connected
8 VSS Negative Supply Voltage
1 VDD Positive Supply Voltage
INPUTS OUTPUTS
A, B, C, D,E, F G, H, I, J, K, L
L L
H H
Symbol Parameter Value Unit
VDD Supply Voltage -0.5 to +22 V
VI DC Input Voltage -0.5 to VDD + 0.5 V
II DC Input Current ± 10 mA
PD Power Dissipation per Package 200 mW
Power Dissipation per Output Transistor 100 mW
Top Operating Temperature -55 to +125 °C
Tstg Storage Temperature -65 to +150 °C
Symbol Parameter Value Unit
VDD Supply Voltage 3 to 20 V
VI Input Voltage 0 to VDD V
Top Operating Temperature -55 to 125 °C
HCF4050B
3/8
DC SPECIFICATIONS
The Noise Margin for both "1" and "0" level is: 1V min. with VDD=5V, 2V min. with VDD=10V, 2.5V min. with VDD=15V
Symbol Parameter
Test Condition Value
UnitVI
(V)
VO
(V)
|IO|
(µA)
VDD
(V)
TA = 25°C -40 to 85°C -55 to 125°C
Min. Typ. Max. Min. Max. Min. Max.
IL Quiescent Current 0/5 5 0.02 1 30 30
µA0/10 10 0.02 2 60 60
0/15 15 0.02 4 120 120
0/20 20 0.04 20 600 600
VOH High Level Output
Voltage
0/5 <1 5 4.95 4.95 4.95
V0/10 <1 10 9.95 9.95 9.95
0/15 <1 15 14.95 14.95 14.95
VOL Low Level Output
Voltage
5/0 <1 5 0.05 0.05 0.05
V10/0 <1 10 0.05 0.05 0.05
15/0 <1 15 0.05 0.05 0.05
VIH High Level Input
Voltage
0.5/4.5 <1 5 3.5 3.5 3.5
V1/9 <1 10 7 7 7
1.5/13.5 <1 15 11 11 11
VIL Low Level Input
Voltage
4.5/0.5 <1 5 1.5 1.5 1.5
V9/1 <1 10 3 3 3
13.5/1.5 <1 15 4 4 4
IOH Output Drive
Current
0/5 2.5 <1 5 -1.25 -6.4 -0.42 -0.42
mA
0/5 4.6 <1 5 -0.51 -1.6 -0.38 -0.38
0/10 9.5 <1 10 -1.25 -3.6 -1 -1
0/15 13.5 <1 15 -3.75 -12 -3 -3
IOL Output Sink
Current
0/5 0.4 <1 5 3.2 6.4 2.6 2.6
mA0/10 0.5 <1 10 8 16 6.6 6.6
0/15 1.5 <1 15 24 48 19 19
II Input Leakage
Current 0/18 Any Input 18 ±10
-5 ±0.1 ±1 ±1 µA
CI Input Capacitance Any Input 5 7.5 pF
HCF4050B
4/8
DYNAMIC ELECTRICAL CHARACTERISTICS (Tamb = 25°C, CL = 50pF, RL = 200KΩ, tr = tf = 20 ns)
(*) Typical temperature coefficient for all VDD value is 0.3 %/°C.
TEST CIRCUIT
CL = 50pF or equivalent (includes jig and probe capacitance)
RL = 200KΩ
RT = ZOUT of pulse generator (typically 50Ω)
Symbol Parameter
Test Condition Value (*) Unit
VDD (V) VI (V) Min. Typ. Max.
tTLH Output Transition Time 5 5 80 160
ns10 10 40 80
15 15 30 60
tTHL Output Transition Time 5 5 30 60
ns10 10 20 40
15 15 15 30
tPLH Propagation Delay Time 5 5 70 140
ns
10 10 40 80
5 10 45 90
15 15 30 60
5 15 40 80
tPHL Propagation Delay Time 5 5 55 110
ns
10 10 22 55
5 10 50 100
15 15 15 30
5 15 50 100
HCF4050B
5/8
WAVEFORM : PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)
HCF4050B
6/8
DIM.
mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
a1 0.51 0.020
B 0.77 1.65 0.030 0.065
b 0.5 0.020
b1 0.25 0.010
D 20 0.787
E 8.5 0.335
e 2.54 0.100
e3 17.78 0.700
F 7.1 0.280
I 5.1 0.201
L 3.3 0.130
Z 1.27 0.050
Plastic DIP-16 (0.25) MECHANICAL DATA
P001C
HCF4050B
7/8
DIM.
mm. inch
MIN. TYP MAX. MIN. TYP. MAX.
A 1.75 0.068
a1 0.1 0.2 0.003 0.007
a2 1.65 0.064
b 0.35 0.46 0.013 0.018
b1 0.19 0.25 0.007 0.010
C 0.5 0.019
c1 45° (typ.)
D 9.8 10 0.385 0.393
E 5.8 6.2 0.228 0.244
e 1.27 0.050
e3 8.89 0.350
F 3.8 4.0 0.149 0.157
G 4.6 5.3 0.181 0.208
L 0.5 1.27 0.019 0.050
M 0.62 0.024
S 8° (max.)
SO-16 MECHANICAL DATA
PO13H
HCF4050B
8/8
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the
consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from
its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications
mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information
previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or
systems without express written approval of STMicroelectronics.
© The ST logo is a registered trademark of STMicroelectronics
© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES
Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom
© http://www.st.com
本文档为【4050集成电路IC】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑,
图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
该文档来自用户分享,如有侵权行为请发邮件ishare@vip.sina.com联系网站客服,我们会及时删除。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。
本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。
网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。