TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
1POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
� Microprocessor Peripheral or Standalone
Operation
� 8-Bit Resolution A/D Converter
� Differential Reference Input Voltages
� Conversion Time . . . 17 µs Max
� Total Access and Conversion Cycles Per
Second
– TLC548 . . . up to 45 500
– TLC549 . . . up to 40 000
� On-Chip Software-Controllable
Sample-and-Hold Function
� Total Unadjusted Error . . . ±0.5 LSB Max
� 4-MHz Typical Internal System Clock
� Wide Supply Range . . . 3 V to 6 V
� Low Power Consumption . . . 15 mW Max
� Ideal for Cost-Effective, High-Performance
Applications including Battery-Operated
Portable Instrumentation
� Pinout and Control Signals Compatible
With the TLC540 and TLC545 8-Bit A/D
Converters and with the TLC1540 10-Bit
A/D Converter
� CMOS Technology
description
The TLC548 and TLC549 are CMOS analog-to-digital converter (ADC) integrated circuits built around an 8-bit
switched-capacitor successive-approximation ADC. These devices are designed for serial interface with a
microprocessor or peripheral through a 3-state data output and an analog input. The TLC548 and TLC549 use
only the input/output clock (I/O CLOCK) input along with the chip select (CS) input for data control. The
maximum I/O CLOCK input frequency of the TLC548 is 2.048 MHz, and the I/O CLOCK input frequency of the
TLC549 is specified up to 1.1 MHz.
AVAILABLE OPTIONS
T
PACKAGE
TA SMALL OUTLINE
(D)
PLASTIC DIP
(P)
0°C to 70°C TLC548CDTLC549CD
TLC548CP
TLC549CP
–40°C to 85°C TLC548IDTLC549ID
TLC548IP
TLC549IP
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 1996, Texas Instruments Incorporated
1
2
3
4
8
7
6
5
REF+
ANALOG IN
REF–
GND
VCC
I/O CLOCK
DATA OUT
CS
D OR P PACKAGE
(TOP VIEW)
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
2 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
description (continued)
Operation of the TLC548 and the TLC549 is very similar to that of the more complex TLC540 and TLC541
devices; however, the TLC548 and TLC549 provide an on-chip system clock that operates typically at 4 MHz
and requires no external components. The on-chip system clock allows internal device operation to proceed
independently of serial input/output data timing and permits manipulation of the TLC548 and TLC549 as desired
for a wide range of software and hardware requirements. The I/O CLOCK together with the internal system clock
allow high-speed data transfer and conversion rates of 45 500 conversions per second for the TLC548, and
40 000 conversions per second for the TLC549.
Additional TLC548 and TLC549 features include versatile control logic, an on-chip sample-and-hold circuit that
can operate automatically or under microprocessor control, and a high-speed converter with differential
high-impedance reference voltage inputs that ease ratiometric conversion, scaling, and circuit isolation from
logic and supply noises. Design of the totally switched-capacitor successive-approximation converter circuit
allows conversion with a maximum total error of ±0.5 least significant bit (LSB) in less than 17 µs.
The TLC548C and TLC549C are characterized for operation from 0°C to 70°C. The TLC548I and TLC549I are
characterized for operation from –40°C to 85°C.
functional block diagram
REF–
64
8
8
DATA
OUT
8-Bit
Analog-to
Digital
Converter
(Switched-
Capacitors)
8-to-1 Data
Selector
and
Driver
Output
Data
Regiser
Internal
System
Clock
Sample
and
Hold
7
5
2
3
1
ANALOG IN
REF+
CS
I/O CLOCK
Control
Logic and
Output Counter
typical equivalent inputs
INPUT CIRCUIT IMPEDANCE DURING SAMPLING MODE INPUT CIRCUIT IMPEDANCE DURING HOLD MODE
1 kΩ TYP
Ci = 60 pF TYP
(equivalent input
capacitance)
5 MΩ TYP
ANALOG IN ANALOG IN
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
3POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
operating sequence
tenten
tsu(CS)
B7
B0B1B2B3B4B5B6B7
Conversion Data B
MSBMSB LSB
Hi-Z State
MSBLSB
(see Note B)
MSB
Previous Conversion Data A
A7
A7 A6 A5 A4 A3 A2 A1 A0
Hi-Z State
Don’t
11
(see Note A)
tconv
tsu(CS)
Access
Cycle B
8 8765432765432
CLOCK
I/O
CS
OUT
DATA
Care
Sample
Cycle B
Access
Cycle C
Sample
Cycle C
twH(CS)
NOTES: A. The conversion cycle, which requires 36 internal system clock periods (17 µs maximum), is initiated with the eighth I/O clock pulse
trailing edge after CS goes low for the channel whose address exists in memory at the time.
B. The most significant bit (A7) is automatically placed on the DATA OUT bus after CS is brought low. The remaining seven bits (A6–A0)
are clocked out on the first seven I/O clock falling edges. B7–B0 follows in the same manner.
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage, VCC (see Note 1) 6.5 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range at any input –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range –0.3 V to VCC + 0.3 V. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Peak input current range (any input) ±10 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Peak total input current range (all inputs) ±30 mA. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Operating free-air temperature range, TA (see Note 2): TLC548C, TLC549C 0°C to 70°C. . . . . . . . . . . .
TLC548I, TLC549I –40°C to 85°C. . . . . . . . . . . .
Storage temperature range, Tstg –65°C to 150°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds 260°C. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
NOTES: 1. All voltage values are with respect to the network ground terminal with the REF– and GND terminals connected together, unless
otherwise noted.
2. The D package is not recommended below –40°C.
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
4 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
recommended operating conditions
TLC548 TLC549
UNIT
MIN NOM MAX MIN NOM MAX
UNIT
Supply voltage, VCC 3 5 6 3 5 6 V
Positive reference voltage, Vref+ (see Note 3) 2.5 VCC VCC+0.1 2.5 VCC VCC+0.1 V
Negative reference voltage, Vref– (see Note 3) –0.1 0 2.5 –0.1 0 2.5 V
Differential reference voltage, Vref+, Vref– (see Note 3) 1 VCC VCC+0.2 1 VCC VCC+0.2 V
Analog input voltage (see Note 3) 0 VCC 0 VCC V
High-level control input voltage, VIH (for VCC = 4.75 V to 5.5 V) 2 2 V
Low-level control input voltage, VIL (for VCC = 4.75 V to 5.5 V) 0.8 0.8 V
Input/output clock frequency, fclock(I/O) (for VCC = 4.75 V to 5.5 V) 0 2.048 0 1.1 MHz
Input/output clock high, twH(I/O) (for VCC = 4.75 V to 5.5 V) 200 404 ns
Input/output clock low, twL(I/O) (for VCC = 4.75 V to 5.5 V) 200 404 ns
Input/output clock transition time, tt(I/O)
(for VCC = 4.75 V to 5.5 V) (see Note 4 and Operating Sequence) 100 100 ns
Duration of CS input high state during conversion, twH(CS)
(for VCC = 4.75 V to 5.5 V) (see Operating Sequence) 17 17 µs
Setup time, CS low before first I/O CLOCK, tsu(CS)
(for VCC = 4.75 V to 5.5 V) (see Note 5) 1.4 1.4 µs
Operating free-air temperature TA
TLC548C, TLC549C 0 70 0 70
Operating free-air temperature, TA TLC548I, TLC549I –40 85 –40 85 °C
NOTES: 3. Analog input voltages greater than that applied to REF+ convert to all ones (11111111), while input voltages less than that applied
to REF– convert to all zeros (00000000). For proper operation, the positive reference voltage Vref+, must be at least 1 V greater than
the negative reference voltage, Vref–. In addition, unadjusted errors may increase as the differential reference voltage, Vref+ – Vref– ,
falls below 4.75 V.
4. This is the time required for the I/O CLOCK input signal to fall from VIH min to VIL max or to rise from VIL max to VIH min. In the vicinity
of normal room temperature, the devices function with input clock transition time as slow as 2 µs for remote data acquisition
applications in which the sensor and the ADC are placed several feet away from the controlling microprocessor.
5. To minimize errors caused by noise at the CS input, the internal circuitry waits for two rising edges and one falling edge of internal
system clock after CS↓ before responding to control input signals. This CS setup time is given by the ten and tsu(CS) specifications.
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
5POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
electrical characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 4.75 V to 5.5 V, fclock(I/O) = 2.048 MHz for TLC548 or 1.1 MHz for TLC549 (unless otherwise noted)
PARAMETER TEST CONDITIONS MIN TYP† MAX UNIT
VOH High-level output voltage VCC = 4.75 V, IOH = –360 µA 2.4 V
VOL Low-level output voltage VCC = 4.75 V, IOL = 3.2 mA 0.4 V
IOZ High-impedance off-state output current
VO = VCC, CS at VCC 10 µAIOZ High-impedance off-state output current VO = 0, CS at VCC –10
µA
IIH High-level input current, control inputs VI = VCC 0.005 2.5 µA
IIL Low-level input current, control inputs VI = 0 –0.005 –2.5 µA
II(on) Analog channel on-state input current during
Analog input at VCC 0.4 1 µAII(on) Analog channel on state input current duringsample cycle Analog input at 0 V –0.4 –1 µA
ICC Operating supply current CS at 0 V 1.8 2.5 mA
ICC + Iref Supply and reference current Vref+ = VCC 1.9 3 mA
Ci Input capacitance
Analog inputs 7 55
pFCi Input capacitance Control inputs 5 15
pF
operating characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 4.75 V to 5.5 V, fclock(I/O) = 2.048 MHz for TLC548 or 1.1 MHz for TLC549 (unless otherwise noted)
PARAMETER TEST CONDITIONS
TLC548 TLC549
UNITPARAMETER TEST CONDITIONS
MIN TYP† MAX MIN TYP† MAX UNIT
EL Linearity error See Note 6 ±0.5 ±0.5 LSB
EZS Zero-scale error See Note 7 ±0.5 ±0.5 LSB
EFS Full-scale error See Note 7 ±0.5 ±0.5 LSB
Total unadjusted error See Note 8 ±0.5 ±0.5 LSB
tconv Conversion time See Operating Sequence 8 17 12 17 µs
Total access and conversion time See Operating Sequence 12 22 19 25 µs
ta Channel acquisition time (sample cycle) See Operating Sequence 4 4
I/O
clock
cycles
tv
Time output data remains
valid after I/O CLOCK↓ 10 10 ns
td Delay time to data output valid I/O CLOCK↓ 200 400 ns
ten Output enable time 1.4 1.4 µs
tdis Output disable time
S Fi 1
150 150 ns
tr(bus) Data bus rise time See Figure 1 300 300 ns
tf(bus) Data bus fall time
g
300 300 ns
† All typicals are at VCC = 5 V, TA = 25°C.
NOTES: 6. Linearity error is the deviation from the best straight line through the A/D transfer characteristics.
7. Zero-scale error is the difference between 00000000 and the converted output for zero input voltage; full-scale error is the difference
between 11111111 and the converted output for full-scale input voltage.
8. Total unadjusted error is the sum of linearity, zero-scale, and full-scale errors.
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PARAMETER MEASUREMENT INFORMATION
See Note B
0.4 V
2.4 V
tf(bus)
Output
tr(bus)
0.8 V
2.4 V
0.8 V
td
DATA OUT
VOLTAGE WAVEFORMS FOR RISE AND FALL TIMES
VOLTAGE WAVEFORMS FOR DELAY TIME
VCC
3 kΩ
3 kΩ
VCC
See Note B
50%
50%
0 V
0 V
tPLZ
I/O CLOCK
VOLTAGE WAVEFORMS FOR ENABLE AND DISABLE TIMES
Output Waveform 1
(see Note C)
tPHZ
VOH90%
10%
tPZL
0 V
VCC
50%
CS
LOAD CIRCUIT FOR
tPZL AND tPLZ
LOAD CIRCUIT FOR
tPZH AND tPHZ
LOAD CIRCUIT FOR
td, tr, AND tf
See Note B
Output
Under Test
Test
Point
3 kΩ
1.4 V
Output Waveform 2
(see Note C)
CL
(see Note A)
Output
Under Test
Test
Point
CL
(see Note A)
Output
Under Test
Test
Point
CL
(see Note A)
tPZH
50%
NOTES: A. CL = 50 pF for TLC548 and 100 pF for TLC549; CL includes jig capacitance.
B. ten = tPZH or tPZL, tdis = tPHZ or tPLZ.
C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
Figure 1. Load Circuits and Voltage Waveforms
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
7POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
APPLICATIONS INFORMATION
simplified analog input analysis
Using the equivalent circuit in Figure 2, the time required to charge the analog input capacitance from 0 to VS within
1/2 LSB can be derived as follows:
The capacitance charging voltage is given by
VC = VS 1–e
–tc/RtCi( ) (1)
where
Rt = Rs + ri
The final voltage to 1/2 LSB is given by
(2)VC (1/2 LSB) = VS – (VS/512)
Equating equation 1 to equation 2 and solving for time tc gives
VS –(VS/512) = VS 1–e (3)–tc /RtCi( )
and
tc (1/2 LSB) = Rt × Ci × ln(512) (4)
Therefore, with the values given the time for the analog input signal to settle is
tc (1/2 LSB) = (Rs + 1 kΩ) × 60 pF × ln(512) (5)
This time must be less than the converter sample time shown in the timing diagrams.
Rs ri
VS VC
1 kΩ MAX
Driving Source† TLC548/9
VI
VI = Input Voltage at ANALOG IN
VS = External Driving Source Voltage
Rs = Source Resistance
ri = Input Resistance
Ci = Input Capacitance
† Driving source requirements:
• Noise and distortion for the source must be equivalent to the
resolution of the converter.
• Rs must be real at the input frequency.
Ci
55 pF MAX
Figure 2. Equivalent Input Circuit Including the Driving Source
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
8 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PRINCIPLES OF OPERATION
The TLC548 and TLC549 are each complete data acquisition systems on a single chip. Each contains an internal
system clock, sample-and-hold function, 8-bit A/D converter, data register, and control logic circuitry. For flexibility
and access speed, there are two control inputs: I/O CLOCK and chip select (CS). These control inputs and a
TTL-compatible 3-state output facilitate serial communications with a microprocessor or minicomputer. A conversion
can be completed in 17 µs or less, while complete input-conversion-output cycles can be repeated in 22 µs for the
TLC548 and in 25 µs for the TLC549.
The internal system clock and I/O CLOCK are used independently and do not require any special speed or phase
relationships between them. This independence simplifies the hardware and software control tasks for the device.
Due to this independence and the internal generation of the system clock, the control hardware and software need
only be concerned with reading the previous conversion result and starting the conversion by using the I/O clock. In
this manner, the internal system clock drives the “conversion crunching” circuitry so that the control hardware and
software need not be concerned with this task.
When CS is high, DATA OUT is in a high-impedance condition and I/O CLOCK is disabled. This CS control function
allows I/O CLOCK to share the same control logic point with its counterpart terminal when additional TLC548 and
TLC549 devices are used. This also serves to minimize the required control logic terminals when using multiple
TLC548 and TLC549 devices.
The control sequence has been designed to minimize the time and effort required to initiate conversion and obtain
the conversion result. A normal control sequence is:
1. CS is brought low. To minimize errors caused by noise at CS, the internal circuitry waits for two rising edges
and then a falling edge of the internal system clock after a CS↓ before the transition is recognized. However,
upon a CS rising edge, DATA OUT goes to a high-impedance state within the specified tdis even though the
rest of the integrated circuitry does not recognize the transition until the specified tsu(CS) has elapsed. This
technique protects the device against noise when used in a noisy environment. The most significant bit (MSB)
of the previous conversion result initially appears on DATA OUT when CS goes low.
2. The falling edges of the first four I/O CLOCK cycles shift out the second, third, fourth, and fifth most significant
bits of the previous conversion result. The on-chip sample-and-hold function begins sampling the analog
input after the fourth high-to-low transition of I/O CLOCK. The sampling operation basically involves the
charging of internal capacitors to the level of the analog input voltage.
3. Three more I/O CLOCK cycles are then applied to the I/O CLOCK terminal and the sixth, seventh, and eighth
conversion bits are shifted out on the falling edges of these clock cycles.
4. The final (the eighth) clock cycle is applied to I/O CLOCK. The on-chip sample-and-hold function begins the
hold operation upon the high-to-low transition of this clock cycle. The hold function continues for the next four
internal system clock cycles, after which the holding function terminates and the conversion is performed
during the next 32 system clock cycles, giving a total of 36 cycles. After the eighth I/O CLOCK cycle, CS must
go high or the I/O clock must remain low for at least 36 internal system clock cycles to allow for the completion
of the hold and conversion functions. CS can be kept low during periods of multiple conversion. When
keeping CS low during periods of multiple conversion, special care must be exercised to prevent noise
glitches on the I/O CLOCK line. If glitches occur on I/O CLOCK, the I/O sequence between the
microprocessor/controller and the device loses synchronization. When CS is taken high, it must remain high
until the end of conversion. Otherwise, a valid high-to-low transition of CS causes a reset condition, which
aborts the conversion in progress.
A new conversion may be started and the ongoing conversion simultaneously aborted by performing steps 1 through
4 before the 36 internal system clock cycles occur. Such action yields the conversion result of the previous conversion
and not the ongoing conversion.
TLC548C, TLC548I, TLC549C, TLC549I
8-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL
SLAS067B – NOVEMBER 1983 – REVISED MAY 1996
9POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443
PRINCIPLES OF OPERATION
F
本文档为【TLC549 datasheet】,请使用软件OFFICE或WPS软件打开。作品中的文字与图均可以修改和编辑,
图片更改请在作品中右键图片并更换,文字修改请直接点击文字进行修改,也可以新增和删除文档中的内容。
该文档来自用户分享,如有侵权行为请发邮件ishare@vip.sina.com联系网站客服,我们会及时删除。
[版权声明] 本站所有资料为用户分享产生,若发现您的权利被侵害,请联系客服邮件isharekefu@iask.cn,我们尽快处理。
本作品所展示的图片、画像、字体、音乐的版权可能需版权方额外授权,请谨慎使用。
网站提供的党政主题相关内容(国旗、国徽、党徽..)目的在于配合国家政策宣传,仅限个人学习分享使用,禁止用于任何广告和商用目的。